PC87591L datasheet(231/437 Pages) NSC

231 / 437 page

Embedded Controller Modules (Continued)

Revision 1.07

231

www.national.com

Flash Memory Status Register (FLSR)

This register provides the on-chip flash status. It is cleared (0016) on reset.

Location: 00 F8C216

Type: Varies per bit

Flash Memory Pre-Scaler Register (FLPSLR)

The FLPSLR register selects the pre-scaler divider ratio. FLPSLR defaults to (0016) on reset.

Location: 00 F8C416

Type: R/W

Bit

76543210

Name

Reserved

DERR

FMLFULL

FMBUSY

PERR

EERR

Reset

00000000

Bit

Type

Description

R/W1C EERR (Erase Error). Indicates an error in erasing the ﬂash by the core. It is cleared by writing 1 to it.

Writing 0 is ignored. This bit may be cleared only when the FMBUSY bit is cleared (0).

No program error detected (default)

An error occurred during erase

R/W1C PERR (Program Error). Indicates an error in writing to the ﬂash by the core. It is cleared by writing 1

to it. Writing 0 is ignored. This bit may be cleared only when the FMBUSY bit is cleared (0).

0: No program error detected (default)

1: An error occurred during program

2RO

FMBUSY.

0: The embedded flash is ready to accept operations

1: The embedded flash is not accessible since the PC87591x clocks are not ready or the embedded flash

is busy programing or erasing

3RO

FMLFULL (Double-Buffer Full). Indicates that the core can not write to the ﬂash since its buffer is full.

0: There is at least one word empty in the flash double buffer. If IENPROG is set (1), in the Flash Memory

Control register, an interrupt request to the ICU is active.

1: The double-buffer is full

R/W1C DERR (Data Loss Error). Indicates that a double-buffer overrun error has occurred during core access.

It is cleared by writing 1 to the DERR bit. Writing 0 is ignored. This bit may be cleared only when the

FMBUSY bit is cleared (0).

0: No data loss detected (default)

1: A write to a full buffer was detected

7-5

Reserved.

Bit

76543210

Name

Reserved

FTDIV

Reset

00000000

Bit

Description

3-0

FTDIV (Pre-Scaler Divider Value). This register should be configured based on the currently set core

frequency. See Table 33 on page 223 for details of required values.

7-4

Reserved.

PC87591L bảng dữ liệu(PDF) 231 Page - National Semiconductor (TI)

PC87591L bảng dữ liệu(HTML) 231 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL