PC87591L datasheet(217/437 Pages) NSC

217 / 437 page

Embedded Controller Modules (Continued)

Revision 1.07

217

www.national.com

Voltage Level Data Buffer - Input 0 through 7 (VOLDAT0-7)

This register holds the voltage level measurement result for inputs 0 through 7.

Location: 00 FD5016 - Input 0

00 FD5216 - Input 1

00 FD5416 - Input 2

00 FD5616 - Input 3

00 FD5816 - Input 4

00 FD5A16 - Input 5

00 FD5C16 - Input 6

00 FD5E16 - Input 7

Type: RO

4.14.6 Usage Hints

Voltage Level Burst

The total duration of the Voltage Level Burst measurement is a function of the system clock frequency (see Section 4.18 on

page 239) and the data sampling delay, selected by SMPDLY field in ACMTIM register. The values in Table 28 should only

be used to evaluate the maximum duration of the measurement. Actual duration may be shorter, depending on the input

level value. The software should use either EOMEV flag polling or the ACM interrupt, as described in Section 4.14.4 on

page 210.

Table 28. Voltage Level Burst Duration

Bit

76543210

Name

Reserved

VOLTLVL

Bit

Description

5-0

VOLTLVL (Voltage Level Data). Voltage level of the respective input i (KBSINi for i 0 through 7), while operating

in Voltage Level Burst mode (ACMMOD = 012 in ACMCNF register). The readout is an unsigned value with

1 LSB = VCC/64; the input voltage is calculated as: VIN = VOLTVL * (VCC/64).

7-6

Reserved.

System Clock Frequency

(MHz)

SMPDLY Setting

Maximum Burst Duration

(

µs)

000

176

010

140

101

118

PC87591L bảng dữ liệu(PDF) 217 Page - National Semiconductor (TI)

PC87591L bảng dữ liệu(HTML) 217 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL