PM0056 datasheet(119/156 Pages) STMICROELECTRONICS

119 / 156 page

DocID15491 Rev 5

119/156

PM0056

Core peripherals

The processor automatically stacks its state on exception entry and unstacks this state on

exception exit, with no instruction overhead. This provides low latency exception handling.

The hardware implementation of the NVIC registers is:

4.3.1

The CMSIS mapping of the Cortex-M3 NVIC registers

To improve software efficiency, the CMSIS simplifies the NVIC register presentation. In the

CMSIS:

•

The Set-enable, Clear-enable, Set-pending, Clear-pending and Active Bit registers

map to arrays of 32-bit integers, so that:

–

The array ISER[0] to ISER[2] corresponds to the registers ISER0-ISER2

–

The array ICER[0] to ICER[2] corresponds to the registers ICER0-ICER2

–

The array ISPR[0] to ISPR[2] corresponds to the registers ISPR0-ISPR2

–

The array ICPR[0] to ICPR[2] corresponds to the registers ICPR0-ICPR2

–

The array IABR[0] to IABR[2] corresponds to the registers IABR0-IABR2.

•

The 8-bit fields of the Interrupt Priority Registers map to an array of 8-bit integers, so

that the array IP[0] to IP[67] corresponds to the registers IPR0-IPR67, and the array

entry IP[n] holds the interrupt priority for interrupt n.

The CMSIS provides thread-safe code that gives atomic access to the Interrupt Priority

Registers. For more information see the description of the NVIC_SetPriority function in

NVIC programming hints on page 127. Table 41 shows how the interrupts, or IRQ numbers,

map onto the interrupt registers and corresponding CMSIS variables that have one bit per

interrupt.

Table 41. Mapping of interrupts to the interrupt variables

Interrupts

CMSIS array elements(1)

1. Each array element corresponds to a single NVIC register, for example the element ICER[1] corresponds

to the ICER1 register.

Set-enable

Clear-enable

Set-pending

Clear-pending

Active Bit

0-31

ISER[0]

ICER[0]

ISPR[0]

ICPR[0]

IABR[0]

32-63

ISER[1]

ICER[1]

ISPR[1]

ICPR[1]

IABR[1]

64-67

ISER[2]

ICER[2]

ISPR[2]

ICPR[2]

IABR[2]

PM0056 bảng dữ liệu(PDF) 119 Page - STMicroelectronics

PM0056 bảng dữ liệu(HTML) 119 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL