| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ATF280F bảng dữ liệu(PDF) 21 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATF280F bảng dữ liệu(HTML) 21 Page - ATMEL Corporation |
|
21 / 107 page ![]() ATF280F [DATASHEET] 7750E −AERO−05/12 21 3. IO720_GCK6_CSOUT, IO655_CHECKN and IO225_OTSN are configured in [CFG] function during configuration download if the appropriate function is activated (respectively cascading mode, CHECK function, Output Tri-State) (Refer to bitstream configuration for more details) 4. IOx_Dy pins ensure the data wide access in 8 or 16 bits. When parallel mode is set (mode 2 or 6), I0x_D[1:7] are always configured as [CFG] function. By the way, IOx_D[8:15] are configured as [CFG] function only if 16 bits access is configured (refer to Bitstream configuration for more details) else they remain as [GPIO] function. 4.6 Run 4.6.1 Description The Run lifephase is the operating state of the FPGA and is design dependent. It means that in this lifephase, the loaded design runs and its own lifephases are taken into account. 4.6.2 Pin Function Availability Table 4-6. Pin Function during Run Lifephase = Run ATF280 Pin names Nominal OTS CSIC Free Run oscillator RESET* [CFG] [CFG] [CFG] [CFG] M0, M1, M2 [CFG] [CFG] [CFG] [CFG] IO303_INIT [GPIO] [GPIO] [CFG] [GPIO] CON [CFG] [CFG] [CFG] [CFG] CCLK [CFG] [CFG] [CFG] [CFG] 1 IO713_D0 [GPIO] [GPIO] [GPIO] [GPIO] IOx_Dy [GPIO] [GPIO] [GPIO] [GPIO] IO259_LDC [GPIO] [GPIO] [GPIO] [GPIO] IO265_HDC [GPIO] [GPIO] [GPIO] [GPIO] IO547_CS0 [GPIO] [GPIO] [GPIO] [GPIO] IO743_A2_CS1 [GPIO] [GPIO] [GPIO] [GPIO] IO720_GCK6_CSOUT [GPIO]or[CLOC K] [GPIO]or[CLOCK] [GPIO]or[CLOCK] [GPIO]or[CLOCK] IOx_Az [GPIO] [GPIO] [GPIO] [GPIO] IOx_GCKy_Az [GPIO]or[CLOC K] [GPIO]or[CLOCK] [GPIO]or[CLOCK] [GPIO]or[CLOCK] IO655_CHECKN [GPIO] [GPIO] [GPIO] [GPIO] IO225_OTSN [GPIO] [CFG] [GPIO] [GPIO] IOx [GPIO] [GPIO] [GPIO] [GPIO] IOx_GCKy [GPIO]or[CLOC K] [GPIO]or[CLOCK] [GPIO]or[CLOCK] [GPIO]or[CLOCK] IOx_FCKy [GPIO]or[CLOC K] [GPIO]or[CLOCK] [GPIO]or[CLOCK] [GPIO]or[CLOCK] Notes: 1. When using the Free Run Oscillator in mode 0 only (refer to Register section about CR13), the CCLK pin is output as clock signal. The user shall take care of this at system level. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |