TMPR4925 datasheet(300/590 Pages) TOSHIBA

300 / 590 page

Chapter 10 PCI Controller

10-38

10.4.13 G2P Configuration Register (G2PCFG)

0xD060

Reserved

: Type

: Initial value

321

Reserved

BSWAPM0 BSWAPM1 BSWAPM2 BSWAPIO

IMEM0EN IMEM1EN IMEM2EN

IIOEN IRBER Reserved BSWAPI ASERR

R/W

R/W1C : Type

0/1

: Initial value

Bits

Mnemonic

Field Name

Description

31:12



Reserved



BSWAPM0

Byte Swap for

Memory Space 0

Byte Swap Disable for Memory Space 0

(Initial value: Little Endian Mode: 0; Big Endian Mode: 1, R/W)

Sets the byte swapping of Memory Space 0.

0: Do not perform byte swapping.

1: Perform byte swapping.

Please use the default state in most situations. If this bit is changed to “0” when in the

Big Endian Mode, the byte order of transfer to Memory Space 0 through DWORD (32-

bit) access will not change.

BSWAPM1

Byte Swap for

Memory Space 1

Byte Swap Disable for Memory Space 1

(Initial value: Little Endian Mode: 0; Big Endian Mode: 1, R/W)

Sets the byte swapping of Memory Space 1.

0: Do not perform byte swapping.

1: Perform byte swapping.

Please use the default state in most situations. If this bit is changed to "0” when in the

Big Endian Mode, the byte order of transfer to Memory Space 1 through DWORD (32-

bit) access will not change.

BSWAPM2

Byte Swap for

Memory Space 2

Byte Swap Disable for Memory Space 2

(Initial value: Little Endian Mode: 0; Big Endian Mode: 1, R/W)

Sets the byte swapping of Memory Space 2.

0: Do not perform byte swapping.

1: Perform byte swapping.

Please use the default state in most situations. If this bit is changed to “0” when in the

Big Endian Mode, the byte order of transfer to Memory Space 2 through DWORD (32-

bit) access will not change.

BSWAPIO

Byte Swap for I/O

Space

Byte Swap Disable for I/O Space

(Initial value: Little Endian Mode: 0; Big Endian Mode: 1, R/W)

Sets the byte swapping of I/O Space.

0: Do not perform byte swapping.

1: Perform byte swapping.

Please use the default state in most situations. If this bit is changed to “0” when in the

Big Endian Mode, the byte order of transfer to I/O Space through DWORD (32-bit)

access will not change.

7G2PM0EN

Initiator Memory

Space 0 Enable

Initiator Memory Space 0 Enable (Initial value: 0, R/W)

Controls PCI initiator access to Memory Space 0.

1: Memory Space 0 is valid.

0: Memory Space 0 is invalid.

G2PM1EN

Initiator Memory

Space 1 Enable

Initiator Memory Space 1 Enable (Initial value: 0, R/W)

Controls PCI initiator access to Memory Space 1.

1: Memory Space 1 is valid.

0: Memory Space 1 is invalid.

Figure 10.4.13 G2P Configuration Register (1/2)

TMPR4925 bảng dữ liệu(PDF) 300 Page - Toshiba Semiconductor

TMPR4925 bảng dữ liệu(HTML) 300 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL