MCIMX503CVM8B datasheet(50/136 Pages) NXP

50 / 136 page

i.MX50 Applications Processors for Consumer Products, Rev. 7

Electrical Characteristics

Freescale Semiconductor

4.6.5

General Purpose Media Interface (GPMI) Parameters

The i.MX50 GPMI controller is a flexible interface NAND Flash controller with 8-bit data width, up to

200 MB/s I/O speed and individual chip select.

It supports Asynchronous timing mode, Source Synchronous timing mode and Samsung Toggle timing

mode separately described in the following paragraphs.

4.6.5.1

Asynchronous Mode AC Timing (ONFI 1.0 Compatible)

Asynchronous mode AC timings are provided as multiplications of the clock cycle and fixed delay. The

Maximum I/O speed of GPMI in Asynchronous mode is about 50 MB/s. Figure 8, Figure 9, Figure 10

and Figure 11 depict the relative timing between GPMI signals at the module level for different

Frequency lock time4

(FOL mode or non-integer MF)

——

—

398

Tdpdref

Phase lock time

—

100

µs

Frequency jitter5 (peak value)

—

0.02

0.04

Tdck

Phase jitter (peak value)

FPL mode, integer and fractional MF

—

2.0

3.5

Power dissipation

fdck = 300 MHz @ avdd = 1.8 V,

dvdd = 1.2 V

fdck = 650 MHz @ avdd = 1.8 V,

dvdd = 1.2 V

—

0.65 (avdd)

0.92 (dvdd)

1.98 (avdd)

1.8 (dvdd)

1 Device input range cannot exceed the electrical specifications of the CAMP, see Table 38.

2 The values specified here are internal to DPLL. Inside the DPLL, a 1 is added to the value specified by the user. Therefore, the

user has to enter a value 1 less than the desired value at the inputs of DPLL for PDF and MFD.

3 The maximum total multiplication factor (MFI + MFN/MFD) allowed is 15. Therefore, if the MFI value is 15, MFN value must be

zero.

4 T

dpdref is the time period of the reference clock after predivider. According to the specification, the maximum lock time in FOL

mode is 398 cycles of divided reference clock when DPLL starts after full reset.

5 T

dck is the time period of the output clock, dpdck_2.

Table 39. DPLL Electrical Parameters (continued)

Parameter

Test Conditions/Remarks

Min

Typ

Max

Unit

MCIMX503CVM8B bảng dữ liệu(PDF) 50 Page - NXP Semiconductors

MCIMX503CVM8B bảng dữ liệu(HTML) 50 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL