MCIMX503CVM8B datasheet(48/136 Pages) NXP

48 / 136 page

i.MX50 Applications Processors for Consumer Products, Rev. 7

Electrical Characteristics

Freescale Semiconductor

4.6

System Modules Timing

This section contains the timing and electrical parameters for the modules in the i.MX50 processor.

4.6.1

Reset Timings Parameters

Figure 6 shows the reset timing and Table 36 lists the timing parameters.

Figure 6. Reset Timing Diagram

4.6.2

WDOG Reset Timing Parameters

Figure 7 shows the WDOG reset timing and Table 37 lists the timing parameters.

Figure 7. WDOG_RST_B Timing Diagram

Single output slew rate

(Driver impedance =40

Ω+/-30%)

tsr

1.5

3.5

V/ns

Single output slew rate

(Driver impedance =60

Ω+/-30%

tsr

2.5

V/ns

1Vid(ac) specifies the input differential voltage |Vtr-Vcp| required for switching, where Vtr is the

“true” input signal and Vcp is the “complementary” input signal. The Minimum value is equal to

Vih(ac)-Vil(ac).

2The typical value of Vix(ac) is expected to be about 0.5*OVDD. and Vix(ac) is expected to track

variation of OVDD. Vix(ac) indicates the voltage at which differential input signal must cross.

Table 36. Reset Timing Parameters

Parameter

Min

Max

Unit

CC1

Duration of RESET_IN_B assertion to be qualified as valid (input slope =

5ns)

—

Table 35. LPDDR2 I/O AC Parameters (continued)

Parameter

Symbol

Min

Max

Unit

RESET_IN_B

CC1

(Input)

WDOG_RST_B

CC5

(Input)

MCIMX503CVM8B bảng dữ liệu(PDF) 48 Page - NXP Semiconductors

MCIMX503CVM8B bảng dữ liệu(HTML) 48 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL