MCIMX503CVM8B datasheet(3/136 Pages) NXP

3 / 136 page

Introduction

i.MX50 Applications Processors for Consumer Products, Rev. 7

Freescale Semiconductor

•

Pixel Processing Pipeline (ePXP)

The ePXP is a high-performance pixel processor capable of 1 pixel/clock performance for

combined operations, such as color-space conversion, alpha blending, gamma mapping, and

rotation. The ePXP is enhanced with features specifically for grayscale applications working in

conjunction with the electrophoretic display controller to form a full grayscale display solution. In

addition, the ePXP supports traditional pixel/frame processing paths for still-image and video

processing applications, allowing it to interface with the integrated LCD controller (eLCDIF).

•

Graphics acceleration

The i.MX50 provides a 2D graphics accelerator with performance up to 200 Mpix/s.

1.1.5

Multilevel Memory System

The multilevel memory system of the i.MX50 is based on the L1 instruction and data caches, L2 cache,

and internal and external memory. The i.MX50 supports many types of external memory devices,

including DDR2, LPDDR2, LPDDR1, NOR Flash, PSRAM, Cellular RAM, NAND Flash (MLC and

SLC) and OneNAND™, and managed NAND including eMMC up to rev. 4.4.

1.1.6

Smart Speed™ Technology

The i.MX50 device has power management throughout the SOC that enables the rich suite of multimedia

features and peripherals to consume minimum power in both active and various low power modes. Smart

Speed technology enables the designer to deliver a feature-rich product that requires levels of power that

are far less than industry expectations.

1.1.7

Interface Flexibility

The i.MX50 supports connection to a variety of interfaces, including an LCD controller for displays, two

high-speed USB on-the-go-capable PHYs, multiple expansion card ports (high-speed MMC/SDIO host

and others), 10/100 Ethernet controller, and a variety of other popular interfaces (for example, UART, I2C,

and I2S serial audio).

1.1.8

Advanced Security

The i.MX50 delivers hardware-enabled security features, such as High-Assurance Boot 4 (HAB4) for

signed/authenticated firmware images, basic DRM support with random private keys and AES

encryption/decryption, and storage and programmability of on-chip fuses.

1.2

Features

The i.MX50 applications processor is based on the ARM Cortex-A8 platform and has the following

features:

•

MMU, L1 instruction cache, and L1 data cache

•

Unified L2 cache

•

800 MHz or 1 GHz target frequency of the core (including NEON, VFPv3, and L1 cache)

MCIMX503CVM8B bảng dữ liệu(PDF) 3 Page - NXP Semiconductors

MCIMX503CVM8B bảng dữ liệu(HTML) 3 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL