VR4102 datasheet(166/701 Pages) NEC

166 / 701 page

CHAPTER 6 EXCEPTION PROCESSING

166

Table 6-2. Cause Register Exception Code Field

Exception code

Mnemonic

Description

Int

Interrupt exception

Mod

TLB Modified exception

TLBL

TLB Refill exception (load or fetch)

TLBS

TLB Refill exception (store)

AdEL

Address Error exception (load or fetch)

AdES

Address Error exception (store)

IBE

Bus Error exception (instruction fetch)

DBE

Bus Error exception (data load or store)

Sys

System Call exception

Breakpoint exception

Reserved Instruction exception

CpU

Coprocessor Unusable exception

Integer Overflow exception

Trap exception

14 to 22

•

Reserved for future use

WATCH

Watch exception

24 to 31

•

Reserved for future use

The VR4102 has eight interrupt request sources, IP7 to IP0.

For the detailed description of interrupts, refer to Chapter 9.

(1) IP7

This bit indicates whether there is a timer interrupt request.

It is set when the values of Count register and Compare register match.

(2) IP6 to IP2

IP6 to IP2 reflect the state of the interrupt request signal of the CPU core.

(3) IP1 and IP0

These bits are used to set/clear a software interrupt request.

VR4102 bảng dữ liệu(PDF) 166 Page - NEC

VR4102 bảng dữ liệu(HTML) 166 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL