công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PMS232 bảng dữ liệu(PDF) 18 Page - PADAUK Technology.

tên linh kiện PMS232
Giải thích chi tiết về linh kiện  12-bit ADC Enhanced
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  PADAUK [PADAUK Technology.]
Trang chủ  http://www.padauk.com.tw/
Logo PADAUK - PADAUK Technology.

PMS232 bảng dữ liệu(HTML) 18 Page - PADAUK Technology.

Back Button PMS232 Datasheet HTML 14Page - PADAUK Technology. PMS232 Datasheet HTML 15Page - PADAUK Technology. PMS232 Datasheet HTML 16Page - PADAUK Technology. PMS232 Datasheet HTML 17Page - PADAUK Technology. PMS232 Datasheet HTML 18Page - PADAUK Technology. PMS232 Datasheet HTML 19Page - PADAUK Technology. PMS232 Datasheet HTML 20Page - PADAUK Technology. PMS232 Datasheet HTML 21Page - PADAUK Technology. PMS232 Datasheet HTML 22Page - PADAUK Technology. Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 94 page
background image
PMC232/PMS232 Series
12-bit ADC Enhanced FPPA
TM
8-bit OTP Controller
©Copyright 2018, PADAUK Technology Co. Ltd
Page 18 of 94
PDK-DS-PMx232_V104– Dec. 18, 2018
Symbol
Description
Min
Typ
Max
Unit
Conditions (Ta=25
oC)
fILRC
Frequency of ILRC *
20.4*
24*
27.6*
KHz
VDD=5.0V, Ta=25
oC
15.6*
16.8*
24*
24*
32.4*
31.2*
VDD=5.0V, -40
oC <Ta<85oC*
VDD=5.0V, -20
oC <Ta<70oC*
10.2*
12*
13.8*
VDD=3.3V, Ta=25
oC
4.55*
4.90*
7*
7*
9.45*
9.10*
VDD=2.2V, -40
oC <Ta<85oC*
VDD=2.2V, -20
oC <Ta<70oC*
tINT
Interrupt pulse width
30
ns
VDD = 5.0V
VADC
Supply voltage for workable ADC
2.5
5.0
V
VAD
AD Input Voltage
0
VDD
V
ADrs
ADC resolution
12
bit
ADcs
ADC current consumption
0.9
0.8
mA
@5V
@3V
ADclk
ADC clock period
2
us
2.5V ~ 5.5V
tADCONV
ADC conversion time
(TADCLK is the period of the selected
AD conversion clock)
17
TADCLK
12-bit resolution
AD DNL ADC Differential Non-Linearity
±2*
LSB
AD INL
ADC Integral Non-Linearity
±4*
LSB
ADos
ADC offset*
3
mV
VDR
RAM data retention voltage*
1.5
V
PMC232/PMS232 in stop
mode.
R(VDD/2)
(VDD/2) pull-up / pull-down resistance
2.5
5
10
KΩ
ΔV
(VDD/2)
Deviation of (VDD/2) output voltage
±1%
±3%
@VDD=5V
tWDT
Watchdog timeout period
2408
TILRC
misc[1:0]=00 (default)
4096
misc[1:0]=01
16384
misc[1:0]=10
256
misc[1:0]=11
tWUP
System wake-up period
Fast wake-up by IO toggle from
STOPEXE suspend
128
TSYS
Where TSYS is the time period
of system clock
Fast wake-up by IO toggle from
STOPSYS suspend, IHRC is the system
clock
128
TSYS
Since IHRC starts up more
quickly in the beginning, so
the actual wake-up time will be
shorter than standard 128
Sysclk
Fast wake-up by IO toggle from
STOPSYS suspend, ILRC is the system
clock
128
TSYS
Where TSYS is ILRC-based
time period of system clock
Normal wake-up from STOPEXE or
STOPSYS suspend
1024
TILRC
Where TILRC is the clock
period of ILRC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com