PMS232 datasheet(60/94 Pages) PADAUK

60 / 94 page

PMC232/PMS232 Series

12-bit ADC Enhanced FPPA

8-bit OTP Controller

Page 60 of 94

PDK-DS-PMx232_V104– Dec. 18, 2018

6. IO Registers

6-1. ACC Status Flag Register (flag), IO address = 0x00

Bit

Reset

R/W

Description

7 - 4

Reserved. These four bits are “1” when reading.

R/W

OV (Overflow Flag). This bit is set whenever the sign operation is overflow.

R/W

AC (Auxiliary Carry Flag). There are two conditions to set this bit, the first one is carry out

of low nibble in addition operation and the other one is borrow from the high nibble into low

nibble in subtraction operation.

R/W

C (Carry Flag). There are two conditions to set this bit, the first one is carry out in addition

operation, and the other one is borrow in subtraction operation. Carry is also affected by

shift with carry instruction.

R/W

Z (Zero Flag). This bit will be set when the result of arithmetic or logic operation is zero;

Otherwise, it is cleared.

6-2. FPP unit Enable Register (fppen), IO address = 0x01

Bit

Reset

R/W

Description

7 - 2

Reserved. Please keep 0 for future compatibility.

R/W

FPP1 enable. This bit is used to enable FPP1. 0 / 1: disable / enable

R/W

FPP0 enable. This bit is used to enable FPP0. 0 / 1: disable / enable

6-3. Stack Pointer Register (sp), IO address = 0x02

Bit

Reset

R/W

Description

7 - 0

R/W

Stack Pointer Register. Read out the current stack pointer, or write to change the stack

pointer.

6-4. Clock Mode Register (clkmd), IO address = 0x03

Bit

Reset

R/W

Description

7 - 5

111

R/W

System clock selection:

Type 0, clkmd[3]=0

Type 1, clkmd[3]=1

000: IHRC/4

001: IHRC/2

010: IHRC

011: EOSC/4

100: EOSC/2

101: EOSC

110: ILRC/4

111: ILRC (default)

000: IHRC/16

001: IHRC/8

010: reserved

011: IHRC/32

100: Reserved

101: EOSC/8

11x: reserved.

R/W

Internal High RC Enable. 0 / 1: disable / enable

Clock Type Select. This bit is used to select the clock type in bit [7:5].

0 / 1: Type 0 / Type 1.

R/W

Internal Low RC Enable. 0 / 1: disable / enable

If ILRC is disabled, watchdog timer is also disabled.

R/W

Watch Dog Enable. 0 / 1: disable / enable

R/W

Pin PA5/RESET# function. 0 / 1: PA5 / RESET#.

PMS232 bảng dữ liệu(PDF) 60 Page - PADAUK Technology.

PMS232 bảng dữ liệu(HTML) 60 Page - PADAUK Technology.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

bảng dữ liệu tải về

Link URL