| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TLE9461ES bảng dữ liệu(PDF) 8 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
TLE9461ES bảng dữ liệu(HTML) 8 Page - Infineon Technologies AG |
|
8 / 140 page ![]() Datasheet 8 Rev.1.1 2019-09-27 TLE9461ES Lite CAN SBC Family Pin Configuration Note: Both VS Pins must be connected to same battery potential; all GND pins as well as the Cooling Tab must be connected to one common GND potential 9RSTN Reset Output; active low, internal pull-up 10 TEST Test Pin; Connect to GND or leave open for normal user mode operation; Connect to VCC1 at device power-on to activate SBC Development Mode (see Chapter 5.1.7). Integrated pull-down resistor. 11 GND Ground; LDO 1 Power GND 12 VIO Digital I/O Pin Voltage Supply; Must be connected to the buffered VCC1 voltage (see also Figure 44) 13 VCC1 Voltage Regulator 1 Output 14 n.c. not connected; internally not bonded 15 VS Supply Voltage; Supply for VCC1 power stage - both VS pins must be connected together on same battery potential for proper operation; Connect to battery voltage via reverse polarity protection diode and filter against EMC 16 VS Supply Voltage; Main supply of device - both VS pins must be connected together on same battery potential for proper operation; Connect to battery voltage via reverse polarity protection diode and filter against EMC 17 VCP Charge Pump Output; For driving the gate of external N-channel MOSFETs, e.g. for reverse polarity protection or Kl.30 load switch. Always place a 1kΩ resistor in series for protection 18 WK/VSENSE Wake Input; Sense Input; Alternative function: HV-measurement function input 19 FO/GPIO Fail Output; Open Drain Output, active low; GPIO; Alternative function: configurable pin as WK, LS-, or HS-witch supplied by VS (default is FO, see also Chapter 11.1.1) Sense Output; Alternative function: if HV-measurement function is configured 20 VCC2 Voltage Regulator 2 Output 21 GND Ground; Analog GND 22 GND Ground; CAN GND 23 CANH CAN High Bus Pin 24 CANL CAN Low Bus Pin Cooling Tab GND Cooling Tab - Exposed Die Pad; For cooling purposes only, connect to but do not use as an electrical ground1) 1) The exposed die pad at the bottom of the package allows better power dissipation of heat from the SBC via the PCB. The exposed die pad is not connected to any active part of the IC. However, it should be connected to GND for the best EMC performance. Pin Symbol Function |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |