công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

845GL bảng dữ liệu(PDF) 84 Page - Intel Corporation

tên linh kiện 845GL
Giải thích chi tiết về linh kiện  Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
PDF  193 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  INTEL [Intel Corporation]
Trang chủ  http://www.intel.com
Logo INTEL - Intel Corporation

845GL bảng dữ liệu(HTML) 84 Page - Intel Corporation

Back Button 845GL Datasheet HTML 80Page - Intel Corporation 845GL Datasheet HTML 81Page - Intel Corporation 845GL Datasheet HTML 82Page - Intel Corporation 845GL Datasheet HTML 83Page - Intel Corporation 845GL Datasheet HTML 84Page - Intel Corporation 845GL Datasheet HTML 85Page - Intel Corporation 845GL Datasheet HTML 86Page - Intel Corporation 845GL Datasheet HTML 87Page - Intel Corporation 845GL Datasheet HTML 88Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 193 page
background image
Register Description
84
Intel® 82845G/82845GL/82845GV GMCH Datasheet
3.5.2.11
SBUSN1—Secondary Bus Number Register (Device 1)
Address Offset:
19h
Default Value:
00h
Access:
R/W
Size:
8 bits
This register identifies the bus number assigned to the second bus side of the “virtual” PCI-to-PCI
bridge (i.e., to PCI_B/AGP). This number is programmed by the PCI configuration software to
allow mapping of configuration cycles to PCI_B/AGP.
3.5.2.12
SUBUSN1—Subordinate Bus Number Register (Device 1)
Address Offset:
1Ah
Default Value:
00h
Access:
R/W
Size:
8 bits
This register identifies the subordinate bus (if any) that resides at the level below PCI_B/AGP. This
number is programmed by the PCI configuration software to allow mapping of configuration
cycles to PCI_B/AGP.
3.5.2.13
SMLT1—Secondary Bus Master Latency Timer Register (Device 1)
Address Offset:
1Bh
Default Value:
00h
Access:
RO, R/W
Size:
8 bits
This register control the bus tenure of the GMCH on AGP/PCI the same way Device 0 MLT
controls the access to the PCI_A bus.
Bit
Description
7:0
Secondary Bus Number (BUSN).
This field is programmed by configuration software with the bus
number assigned to PCI_B.
Bit
Description
7:0
Subordinate Bus Number (BUSN).
This register is programmed by configuration software with the
number of the highest subordinate bus that lies behind the Device 1 bridge. When only a single PCI
device resides on the AGP/PCI_B segment, this register will contain the same value as the SBUSN1
register.
Bit
Description
7:3
Secondary MLT Counter Value (MLT).
Programmable, default = 0 (SMLT disabled)
2:0
Reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com