công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

PC87591L bảng dữ liệu(PDF) 317 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
tên linh kiện PC87591L
Giải thích chi tiết về linh kiện  LPC Mobile Embedded Controllers
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NSC [National Semiconductor (TI)]
Trang chủ  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87591L bảng dữ liệu(HTML) 317 Page - National Semiconductor (TI)

Back Button PC87591L Datasheet HTML 313Page - National Semiconductor (TI) PC87591L Datasheet HTML 314Page - National Semiconductor (TI) PC87591L Datasheet HTML 315Page - National Semiconductor (TI) PC87591L Datasheet HTML 316Page - National Semiconductor (TI) PC87591L Datasheet HTML 317Page - National Semiconductor (TI) PC87591L Datasheet HTML 318Page - National Semiconductor (TI) PC87591L Datasheet HTML 319Page - National Semiconductor (TI) PC87591L Datasheet HTML 320Page - National Semiconductor (TI) PC87591L Datasheet HTML 321Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 317 / 437 page
background image
Host Controller Interface Modules (Continued)
Revision 1.07
317
www.national.com
SIB Control Register (SIBCTRL)
This register allows the core to control the SIB controller operation.
Location: 00 FCEA16
Type: Varies per bit
Bit
76543210
Name
Reserved
RTCMR
CSWR
CSRD
CSAE
Reset
00000000
Bit
Type
Description
0
R/W
CSAE (Core to SIB Access Enabled).
0: Core access to the SIB bus is disabled (default)
1: Core access to the SIB bus is enabled. The device to be accessed is selected by the SIB Device Select
register.
1
R/W1S CSRD (Core Read from SIB). Writing 1 to this bit starts a read from the SIB; the read is based on the
address and enabled device specified in CRSMAE register. A write of 0 to this bit is ignored. This bit
is cleared when the read operation is completed, indicating that the data is ready in IHD register.
2RO
CSWR (Core Write to SIB). The bit is set by a write operation to IHD register. It is cleared when the
write to the SIB is completed.
3
R/W1S RTCMR (Real-Time Clock (RTC) Master Reset). Writing 1 to this bit generates a reset pulse to the
RTC module. This bit is cleared by the hardware once the reset pulse is completed. Writing 0 to this
bit is ignored.
7-4
Reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com