PC87591L datasheet(307/437 Pages) NSC

307 / 437 page

Host Controller Interface Modules (Continued)

Revision 1.07

307

www.national.com

5.3.9

Shared Memory Core Registers

The following set of registers is accessible only by the core. These registers are maintained by VCC.

For a summary of the abbreviations used for Register Type, see Section 2 on page 34.

Shared Memory Core Register Map

Shared Memory Core Control and Status Register (SMCCST)

This register provides control and status of read/write from/to a restricted address. The register is cleared (0016) on reset.

Location: 00 F90016

Type: R/W

Bit

76543

Name

CSEM3

CSEM2

CSEM1

CSEM0

HSEM3

HSEM2

HSEM1

HSEM0

Reset

Bit

Type

Description

3-0

R/W HSEM3-0. Four bits that may be updated by the host and read by both the host and the core.

7-4

CSEM3-0. Four bits that may be updated by the core and read by both the host and the core.

Mnemonic

Type

SMCCST

Shared Memory Core Control and Status

R/W

SMCTA

Shared Memory Core Top Address

RO in IRE and OBD environments;

R/W in DEV environment

SMHSEM

Shared Memory Host Semaphores

Varies per bit

SMCORP0-2

Shared Memory Core Override Read Protect 0-2

R/W or RO

SMCOWP0-2

Shared Memory Core Override Write Protect 0-2

R/W or RO

RNGCS

Random Number Generator Control and Status

Varies per bit

RNGD

Random Number Generator Data

Bit

76543

Name

HSEMIE

HSEMW

HLOCK

HERES

HERRIEN

HWERR

HRERR

Reset

0000

Bit

Description

HRERR (Host Read Error). The bit is set (1) when the host attempts to read from a read-protected block or

out-of-range address. An out-of-range address is an address that the LPC conﬁguration module deﬁnes as

mapped to the PC87591x, but it is actually translated to a reserved address in the core address space. Writing

1 to this bit clears it to 0. Writing 0 has no effect.

HWERR (Host Write Error). The bit is set (1) when the host attempts to write to a read-protected block or out-

of-range address. An out-of-range address is an address that the LPC conﬁguration module deﬁnes as mapped

to the PC87591x, but it is actually translated to a reserved address in the core address space. Writing 1 to this

bit clears it to 0. Writing 0 has no effect.

HERRIEN (Host Error Interrupt Enable). When set (1) and either the HRERR or HWERR bit is set (1), a core

interrupt is generated; otherwise, the core interrupt is inactive.

PC87591L bảng dữ liệu(PDF) 307 Page - National Semiconductor (TI)

PC87591L bảng dữ liệu(HTML) 307 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL