PC87591L datasheet(248/437 Pages) NSC

248 / 437 page

Embedded Controller Modules (Continued)

www.national.com

248

Revision 1.07

4.19 THE DEBUGGER INTERFACE

The Debugger Interface module links between a debugger running on a host machine and the PC87591x.

The Debugger interface associates a processor number with the processor core. The number associated with the core is 0.

The Debugger interface can also program the on-chip flash.

4.19.1 Features

●

Debugger communication via an IEEE 1149.1b 1994 JTAG serial bus

●

Test Access Port (TAP) for JTAG serial bus

●

Hardware reset signal assertion by debugger command

●

Conﬁgurable ABORT event

●

Interrupt signal (TINT) to the debugger indicates a waiting message

●

Waiting message to on-chip processor by non-maskable ISE interrupt

●

8-word (16-byte) Rx (downstream) data link

●

8-word (16-byte) Tx (upstream) data link

●

On-chip ﬂash support

— Read, Program and Erase

— Read protect option to secure contents

4.19.2 Structure

The Debugger interface consists of a TAP, ISE Interrupt Control, Rx and Tx data links and a PC87591x reset-by-command

source circuit. Figure 80 shows these functional blocks.

Figure 80. Debugger Interface

Rx Data

Peripheral Bus

Tx Data

ISE Interrupt

Control

TAP

JTAG Serial Bus

TINT

ISE

Interrupts

Debugger

Reset

Link

Flash Programing

Interface

Flash

On-Chip

Reset Circuit

and Flash

PC87591L bảng dữ liệu(PDF) 248 Page - National Semiconductor (TI)

PC87591L bảng dữ liệu(HTML) 248 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL