Z8F0113 datasheet(95/245 Pages) ZILOG

95 / 245 page

PS024315-1011

P R E L I M I N A R Y

Operation

Z8 Encore! XP® F0823 Series

Product Specification

4. Clear the Timer PWM High and Low Byte registers to 0000H. Clearing these registers

allows the software to determine if interrupts were generated by either a capture or a

reload event. If the PWM High and Low Byte registers still contain 0000H after the

interrupt, the interrupt was generated by a reload.

5. Enable the timer interrupt, if appropriate, and set the timer interrupt priority by writing

to the relevant interrupt registers. By default, the timer interrupt is generated for both

input capture and reload events. If appropriate, configure the timer interrupt to be gen-

erated only at the input capture event or the reload event by setting TICONFIG field

of the TxCTL1 Register.

6. Configure the associated GPIO port pin for the Timer Input alternate function.

7. Write to the Timer Control Register to enable the timer and initiate counting.



In CAPTURE Mode, the elapsed time from timer start to capture event can be calculated

using the following equation:

COMPARE Mode

In COMPARE Mode, the timer counts up to the 16-bit maximum compare value stored in

the Timer Reload High and Low Byte registers. The timer input is the system clock. Upon

reaching the compare value, the timer generates an interrupt and counting continues (the

timer value is not reset to 0001H). Also, if the Timer Output alternate function is enabled,

the Timer Output pin changes state (from Low to High or from High to Low) upon com-

pare.

If the Timer reaches FFFFH, the timer rolls over to 0000H and continue counting. Observe

the following steps to configure a timer for COMPARE Mode and to initiate the count:

1. Write to the Timer Control Register to:

–

Disable the timer

–

Configure the timer for COMPARE Mode

–

Set the prescale value

–

Set the initial logic level (High or Low) for the Timer Output alternate function, if

appropriate



2. Write to the Timer High and Low Byte registers to set the starting count value.

3. Write to the Timer Reload High and Low Byte registers to set the compare value.

4. Enable the timer interrupt, if appropriate, and set the timer interrupt priority by writing

to the relevant interrupt registers.

Capture Elapsed Time (s)

Capture Value

Start Value

–

 Prescale



System Clock Frequency (Hz)

--------------------------------------------------------------------------------------------------

Z8F0113 bảng dữ liệu(PDF) 95 Page - Zilog, Inc.

Z8F0113 bảng dữ liệu(HTML) 95 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL