HCS12 datasheet(185/452 Pages) FREESCALE

185 / 452 page

Glossary

S12CPUV2 Reference Manual, Rev. 4.0

Freescale Semiconductor

185

Operation:

(Counter) + 1

⇒ Counter

If (Counter) not = 0, then (PC) + $0003 + Rel

⇒ PC

Description:

Add one to the specified counter register A, B, D, X, Y, or SP. If the counter

destination. The IBNE instruction is encoded into three bytes of machine

code including a 9-bit relative offset (–256 to +255 locations from the start

of the next instruction).

DBNE and TBNE instructions are similar to IBNE except that the counter is

decremented or tested rather than being incremented. Bits 7 and 6 of the

instruction postbyte are used to determine which operation is to be

performed.

IBNE

Increment and Branch if Not Equal to Zero

IBNE

CCR Details:

HIN

––––––––

Source Form

Address

Mode

Object Code(1)

1. Encoding for lb is summarized in the following table. Bit 3 is not used (don’t care), bit 5 selects branch on zero (IBEQ –

0) or not zero (IBNE – 1) versions, and bit 0 is the sign bit of the 9-bit relative offset. Bits 7 and 6 should be 1:0 for IBNE.

Access Detail

HCS12

M68HC12

IBNE abdxys, rel9

REL

04 lb rr

PPP/PPO

PPP

Count

Bits 2:0

Source Form

Object Code

(If Offset is Positive)

Object Code

(If Offset is Negative)

000

001

IBNE A, rel9

IBNE B, rel9

04 A0 rr

04 A1 rr

04 B0 rr

04 B1 rr

100

101

110

111

IBNE D, rel9

IBNE X, rel9

IBNE Y, rel9

IBNE SP, rel9

04 A4 rr

04 A5 rr

04 A6 rr

04 A7 rr

04 B4 rr

04 B5 rr

04 B6 rr

04 B7 rr

HCS12 bảng dữ liệu(PDF) 185 Page - Freescale Semiconductor, Inc

HCS12 bảng dữ liệu(HTML) 185 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL