HCS12 datasheet(85/452 Pages) FREESCALE

85 / 452 page

S12CPUV2 Reference Manual, Rev. 4.0

Freescale Semiconductor

5.27 Stop and Wait Instructions

As shown in Table 5-27, two instructions put the CPU12 in an inactive state

that reduces power consumption.

The stop instruction (STOP) stacks a return address and the contents of

CPU registers and accumulators, then halts all system clocks.

The wait instruction (WAI) stacks a return address and the contents of CPU

registers and accumulators, then waits for an interrupt service request;

however, system clock signals continue to run.

Both STOP and WAI require that either an interrupt or a reset exception

occur before normal execution of instructions resumes. Although both

instructions require the same number of clock cycles to resume normal

program execution after an interrupt service request is made, restarting

after a STOP requires extra time for the oscillator to reach operating speed.

Table 5-27. Stop and Wait Instructions

Mnemonic

Function

Operation

STOP

Stop

SP – 2

⇒ SP; RTNH : RTNL ⇒ M(SP) : M(SP+1)

SP – 2

⇒ SP; YH : YL ⇒ M(SP) : M(SP+1)

SP – 2

⇒ SP; XH : XL ⇒ M(SP) : M(SP+1)

SP – 2

⇒ SP; B : A ⇒ M(SP) : M(SP+1)

SP – 1

⇒ SP; CCR ⇒ M(SP)

Stop CPU clocks

WAI

Wait for interrupt

SP – 2

⇒ SP; RTNH : RTNL ⇒ M(SP) : M(SP+1)

SP – 2

⇒ SP; YH : YL ⇒ M(SP) : M(SP+1)

SP – 2

⇒ SP; XH : XL ⇒ M(SP) : M(SP+1)

SP – 2

⇒ SP; B : A ⇒ M(SP) : M(SP+1)

SP – 1

⇒ SP; CCR ⇒ M(SP)

HCS12 bảng dữ liệu(PDF) 85 Page - Freescale Semiconductor, Inc

HCS12 bảng dữ liệu(HTML) 85 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL