công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TDA9983BHW/8/C1 bảng dữ liệu(PDF) 103 Page - NXP Semiconductors

tên linh kiện TDA9983BHW/8/C1
Giải thích chi tiết về linh kiện  HDMI transmitter up to 150 MHz pixel rate with 3 쨈 8-bit video inputs and 4 쨈 I2S-bus with S/PDIF
PDF  119 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

TDA9983BHW/8/C1 bảng dữ liệu(HTML) 103 Page - NXP Semiconductors

Back Button TDA9983BHW/8/C1 Datasheet HTML 99Page - NXP Semiconductors TDA9983BHW/8/C1 Datasheet HTML 100Page - NXP Semiconductors TDA9983BHW/8/C1 Datasheet HTML 101Page - NXP Semiconductors TDA9983BHW/8/C1 Datasheet HTML 102Page - NXP Semiconductors TDA9983BHW/8/C1 Datasheet HTML 103Page - NXP Semiconductors TDA9983BHW/8/C1 Datasheet HTML 104Page - NXP Semiconductors TDA9983BHW/8/C1 Datasheet HTML 105Page - NXP Semiconductors TDA9983BHW/8/C1 Datasheet HTML 106Page - NXP Semiconductors TDA9983BHW/8/C1 Datasheet HTML 107Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 119 page
background image
TDA9983B_1
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 — 20 May 2008
103 of 119
NXP Semiconductors
TDA9983B
150 MHz pixel rate HDMI transmitter
13. Dynamic characteristics
Table 115. Timing characteristics
VDDA(FRO_3V3) = 3.0 V to 3.6 V; VDDA(PLL_3V3) = 3.0 V to 3.6 V; VDDH(3V3) = 3.0 V to 3.6 V; VDDD(3V3) = 3.0 V to 3.6 V;
VDDC(1V8) = 1.65 V to 1.95 V; VPP = 0 V; Tamb = 0 °C to 70 °C.
Typical values are measured at VDDA(FRO_3V3) = VDDA(PLL_3V3) = VDDH(3V3) = VDDD(3V3) = 3.3 V; VDDC(1V8) = 1.8 V; VPP = 0 V
and Tamb = 25 °C; unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Supplies: pins VDDC(1V8), VDDD(3V3); see Figure 14
td
delay time
1
-
-
ms
Clock inputs: pins VCLK, VPA[7:0], VPB[7:0], VPC[7:0]; see Figure 15, 16, 17, 18 and 19
fclk(max)
maximum clock frequency
TDA9983BHW/8
81
-
-
MHz
TDA9983BHW/15
150
-
-
MHz
tsu(D)
data input set-up time
−1.3
-
-
ns
th(D)
data input hold time
3.6
-
-
ns
δclk
clock duty cycle
40
-
60
%
DDC I2C-bus; 5 V tolerant; master bus: pins DDC_SDA and DDC_SCL
fSCL
SCL clock frequency
standard mode
-
-
100
kHz
I2C-bus; 5 V tolerant; master bus: pins I2C_SDA and I2C_SCL
fSCL
SCL clock frequency
standard mode
-
-
100
kHz
fast mode
-
-
400
kHz
TMDS output pins: TXC
− and TXC+
fclk(max)
maximum clock frequency
TDA9983BHW/8
81
-
-
MHz
TDA9983BHW/15
150
-
-
MHz
TMDS output pins: TX0
−, TX0+, TX1−, TX1+, TX2− and TX2+
fclk(max)
maximum clock frequency
TDA9983BHW/8
810
-
-
MHz
TDA9983BHW/15
1.5
-
-
GHz
Fig 14. Power supply sequencing
001aag259
50 %
27 %
td ≥ 0 s
1.8 V
3.3 V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com