PCIMX515CJM6C datasheet(120/184 Pages) FREESCALE

120 / 184 page

i.MX51 Applications Processors for Consumer and Industrial Products, Rev. 1

120

Freescale Semiconductor

Preliminary—Subject to Change Without Notice

Electrical Characteristics

3.7.14

SPDIF Timing Parameters

Table 87 shows the timing parameters for the Sony/Philips Digital Interconnect Format (SPDIF).

3.7.15

SSI Timing Parameters

This section describes the timing parameters of the SSI module. The connectivity of the serial synchronous

interfaces is summarized in Table 88.

SJ9

TMS, TDI data hold time

—

SJ10

TCK low to TDO data valid

—

SJ11

TCK low to TDO high impedance

—

SJ12

TRST assert time

100

—

SJ13

TRST set-up time to TCK low

—

1 T

DC = target frequency of SJC

2 V

M = mid-point voltage

Table 87. SPDIF Timing

Characteristics

Symbol

All Frequencies

Unit

Min

Max

SPDIFOUT output (load = 50 pF)

•Skew

• Transition rising

• Transition falling

——

—

1.5

24.2

31.3

SPDIFOUT output (load = 30 pF)

•Skew

• Transition rising

• Transition falling

——

—

1.5

13.6

18.0

Table 88. AUDMUX Port Allocation

Port

Signal Nomenclature

Type and Access

AUDMUX port 1

SSI 1

Internal

AUDMUX port 2

SSI 2

Internal

AUDMUX port 3

AUD3

External – AUD3 I/O

AUDMUX port 4

AUD4

External – EIM or CSPI1 I/O via IOMUX

AUDMUX port 5

AUD5

External – EIM or SD1 I/O via IOMUX

Table 86. JTAG Timing (continued)

Parameter1,2

All Frequencies

Unit

Min

Max

PCIMX515CJM6C bảng dữ liệu(PDF) 120 Page - Freescale Semiconductor, Inc

PCIMX515CJM6C bảng dữ liệu(HTML) 120 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL