công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PCIMX515CJM6C bảng dữ liệu(PDF) 83 Page - Freescale Semiconductor, Inc

tên linh kiện PCIMX515CJM6C
Giải thích chi tiết về linh kiện  i.MX51 Applications Processors for Consumer and Industrial Products
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PCIMX515CJM6C bảng dữ liệu(HTML) 83 Page - Freescale Semiconductor, Inc

Back Button PCIMX515CJM6C Datasheet HTML 79Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 80Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 81Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 82Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 83Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 84Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 85Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 86Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 87Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 184 page
background image
Electrical Characteristics
i.MX51 Applications Processors for Consumer and Industrial Products, Rev. 1
Freescale Semiconductor
83
Preliminary—Subject to Change Without Notice
The maximal accuracy of UP/DOWN edge of IPP_DATA is
The DISP_CLK_PERIOD, DI_CLK_PERIOD parameters are programmed via registers.
Figure 53 depicts the synchronous display interface timing for access level. The DISP_CLK_DOWN and
DISP_CLK_UP parameters are set via the Register.
Figure 53. Synchronous Display Interface Timing Diagram—Access Level
Table 68. Synchronous Display Interface Timing Characteristics (Access Level)
ID
Parameter
Symbol
Min
Typ1
1The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display.
These conditions may be chip specific.
Max
Unit
IP16
Display interface clock
low time
Tckl
Tdicd-Tdicu–1.5
Tdicd2–Tdicu3
Tdicd–Tdicu+1.5
ns
IP17
Display interface clock
high time
Tckh
Tdicp–Tdicd+Tdicu–1.5
Tdicp–Tdicd+Tdicu
Tdicp–Tdicd+Tdicu+1.5
ns
IP18
Data setup time
Tdsu
Tdicd–1.5
Tdicu
—
ns
IP19
Data holdup time
Tdhd
Tdicp–Tdicd–1.5
Tdicp–Tdicu
—
ns
IP20o
Control signals offset
times (defines for each
pin)
Tocsu
Tocsu–1.5
Tocsu
Tocsu+1.5
—
IP20
Control signals setup
time to display interface
clock (defines for each
pin)
Tcsu
Tdicd–1.5–Tocsu%Tdicp Tdicu
—
ns
Accuracy
T
diclk
0.75ns
±
=
IP19
IP18
IP20
VSYNC
IP17
IP16
DRDY
HSYNC
other controls
IP20o
local start point
Tdicd
Tdicu
IPP_DISP_CLK
IPP_DATA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com