PCIMX515CJM6C datasheet(111/184 Pages) FREESCALE

111 / 184 page

Electrical Characteristics

i.MX51 Applications Processors for Consumer and Industrial Products, Rev. 1

Freescale Semiconductor

111

Preliminary—Subject to Change Without Notice

Figure 77. UDMA In Device Terminates Transfer Timing Diagram

Table 82. UDMA In Burst Timing Parameters

ATA

Parameter

from

Figure 75,

Figure 76,

Figure 77

Description

Controlling Variable

tack

tack (min) = (time_ack

× T) – (tskew1 + tskew2)

time_ack

tenv

tenv (min) = (time_env

× T) – (tskew1 + tskew2)

tenv (max) = (time_env

× T) + (tskew1 + tskew2)

time_env

tds

tds1

tds – (tskew3) – ti_ds > 0

tskew3, ti_ds, ti_dh

should be low enough

tdh

tdh1

tdh – (tskew3) – ti_dh > 0

tcyc

tc1

(tcyc – tskew) > T

T big enough

trp

trp (min) = time_rp

× T – (tskew1 + tskew2 + tskew6)

time_rp

—tx11

1 There is a special timing requirement in the ATA host that requires the internal DIOW to go only high 3 clocks after the last

active edge on the DSTROBE signal. The equation given on this line tries to capture this constraint.

(time_rp

× T) – (tco + tsu + 3T + 2 ×tbuf + 2×tcable2) > trfs (drive)

time_rp

tmli

tmli1

tmli1 (min) = (time_mlix + 0.4)

× T

time_mlix

tzah

tzah (min) = (time_zah + 0.4)

× T

time_zah

tdzfs

tdzfs = (time_dzfs

× T) – (tskew1 + tskew2)

time_dzfs

tcvh

tcvh = (time_cvh

×T) – (tskew1 + tskew2)

time_cvh

—ton

toff2

2 Make ton and toff big enough to avoid bus contention.

ton = time_on

× T – tskew1

toff = time_off

× T – tskew1

—

PCIMX515CJM6C bảng dữ liệu(PDF) 111 Page - Freescale Semiconductor, Inc

PCIMX515CJM6C bảng dữ liệu(HTML) 111 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL