công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

M68HC05 bảng dữ liệu(PDF) 98 Page - Freescale Semiconductor, Inc

tên linh kiện M68HC05
Giải thích chi tiết về linh kiện  Microcontrollers
PDF  118 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

M68HC05 bảng dữ liệu(HTML) 98 Page - Freescale Semiconductor, Inc

Back Button M68HC05 Datasheet HTML 94Page - Freescale Semiconductor, Inc M68HC05 Datasheet HTML 95Page - Freescale Semiconductor, Inc M68HC05 Datasheet HTML 96Page - Freescale Semiconductor, Inc M68HC05 Datasheet HTML 97Page - Freescale Semiconductor, Inc M68HC05 Datasheet HTML 98Page - Freescale Semiconductor, Inc M68HC05 Datasheet HTML 99Page - Freescale Semiconductor, Inc M68HC05 Datasheet HTML 100Page - Freescale Semiconductor, Inc M68HC05 Datasheet HTML 101Page - Freescale Semiconductor, Inc M68HC05 Datasheet HTML 102Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 118 page
background image
Electrical Specifications
MC68HC05C9A Advance Information Data Sheet, Rev. 4.1
98
Freescale Semiconductor
12.7 5.0-Vdc Control Timing
Characteristic(1)
1. V
DD = 5.0 Vdc ± 10%, VSS = 0 Vdc, TA = –40 to +85 °C, unless otherwise noted
Symbol
Min
Max
Unit
Frequency of operation
Crystal
External clock
fOSC
—
DC
4.2
4.2
MHz
Internal pperating frequency (fOSC ÷ 2)
Crystal
External clock
fOP
—
DC
2.1
2.1
MHz
Cycle time
tCYC
480
—
ns
Crystal oscillator startup time
tOXOV
—100
ms
Stop recovery startup time (crystal oscillator)
tILCH
—100
ms
RESET pulse width
tRL
1.5
—
tCYC
Timer
Resolution(2)
Input capture pulse width
Input capture pulse period
2. Because a 2-bit prescaler in the timer must count four internal cycles (t
CYC), this is the limiting minimum factor in determining
the timer resolution.
tRESL
tTH, tTL
tTLTL
4.0
125
(3)
3. The minimum period t
TLTL should not be less than the number of cycle times it takes to execute the capture interrupt service
routine plus
24 t
CYC.
—
—
—
tCYC
ns
tCYC
Interrupt pulse width low (edge-triggered)
tILIH
125
—
ns
Interrupt pulse period
tILIL
(4)
4. The minimum t
ILIL should not be less than the number of cycle times it takes to execute the interrupt service routine plus
19 t
CYC.
—
tCYC
OSC1 pulse width
tOH,tOL
90
—
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com