TMPR4925 datasheet(174/590 Pages) TOSHIBA

174 / 590 page

Chapter 8 DMA Controller

8-4

8.3.3

External I/O DMA Transfer Mode

The External I/O DMA Transfer Mode performs DMA transfer with external I/O devices that are

connected to the External Bus Controller.

8.3.3.1

External Interface

External I/O devices signal DMA requests to the DMA Controller by asserting the DMA

Transfer Request Signal (DMAREQ[n]). On the other hand, the DMA Controller accesses external

I/O devices by asserting the DMA Transfer Acknowledge Signal (DMAACK[n]).

The DMA Transfer Request signal (DMAREQ[n]) can use the Request Polarity bit (REQPOL)

of the DMA Channel Control Register (DMCCRn) to select the signal polarity for each channel,

and can use the Edge Request bit (EGREQ) to select either edge detection or level detection for

each channel. The DMA Transfer Acknowledge signal (DMAACK[n]) can also use the

Acknowledge Polarity bit (ACKPOL) to select the polarity.

Please assert/deassert the DMAREQ[n] signal as follows below.

•

When level detection is set (DMCCRn.EGREQ = 0)

The DMAREQ[n] signal must be continuously asserted until one SYSCLK cycle after the

DMAACK[n] signal is asserted. Also, the DMAREQ[n] signal must be asserted before the

CE*/CS* signal is deasserted. If this signal is asserted too soon, DMA transfer will not be

performed. If this signal is asserted too late, unexpected DMA transfer may result.

During Dual Address transfer, we recommend detecting assertion of the CE* signal for the

external I/O device that is currently asserting DMAACK[n], then deasserting DMAREQ[n].

•

When edge detection is set (DMCCRn.EGREQ

= 1)

Please set up assertion of the DMAREQ[n] signal so the DMAREQ[n] signal is asserted

after the DMAACK[n] signal corresponding to a previously asserted DMAREQ[n] signal is

deasserted. The DMAREQ[n] signal will not be detected even if it is asserted before

DMAACK[n] is deasserted.

Figure 8.3.1 is a timing diagram that shows the timing of external DMA access. In this timing

diagram, both the DMAREQ[n] signal and the DMAACK[n] signal are set to Low active

(DMCCRn.REQPL = 0, DMCCRn.ACKPOL = 0).

The DMAACK[n] and DMADONE signals, which are DMA control signals, are synchronized

to SDCLK. When these signals are used by an external I/O device that is synchronous to

SYSCLK, it is necessary to take clock skew into account.

The DMAACK[n] signal is asserted either at the SYSCLK cycle, the same as with assertion of

the CE*/CS* signal, or before that. In addition, it is deasserted after the last ACK*/READY signal

is deasserted.

When the DMADONE* signal (refer to 8.3.3.4) is used as an output signal, it is asserted for at

least one SYSCLK cycle while the DMAACK[n] signal is asserted either during the same

SYSCLK cycle that the CE*/CS* signal is deasserted or during a subsequent SYSCLK cycle.

When the DMADONE* signal is used as an input signal, it must be asserted for one SYSCLK

cycle while the DMAACK[n] signal is being asserted.

TMPR4925 bảng dữ liệu(PDF) 174 Page - Toshiba Semiconductor

TMPR4925 bảng dữ liệu(HTML) 174 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL