| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
S75WS256NDFBAWMB bảng dữ liệu(PDF) 166 Page - SPANSION |
|
|
|||||||||||||||||||||||||||||
S75WS256NDFBAWMB bảng dữ liệu(HTML) 166 Page - SPANSION |
|
166 / 216 page ![]() 164 S75WS256Nxx Based MCPs S75WS-N-00_A0 February 17, 2005 Ad van c e Inf o rmation 31.2.7 Operating Mode (BCR[15]): Default = Asynchronous Operation The operating mode bit selects either synchronous burst operation or the default asynchronous mode of operation. 31.3 Refresh Configuration Register The refresh configuration register (RCR) defines how the CellularRAM device performs its trans- parent self refresh. Altering the refresh parameters can dramatically reduce current consumption during standby mode. Page mode control is also embedded into the RCR. Table 31.5 below de- scribes the control bits used in the RCR. At power-up, the RCR is set to 0070h. The RCR is accessed using CRE and A[19] Low. 31.3.1 Partial Array Refresh (RCR[2:0]): Default = Full Array Refresh The PAR bits restrict refresh operation to a portion of the total memory array. This feature allows the device to reduce standby current by refreshing only that part of the memory array required by the host system. The refresh options are full array, one-half array, one-quarter array, three- quarters array, or none of the array. The mapping of these partitions can start at either the be- ginning or the end of the address map (see Table 31.6 through Table 31.8). Table 31.5 Refresh Configuration Register Mapping Table 31.6 128Mb Address Patterns for PAR (RCR[4] = 1) RCR[2] RCR[1] RCR[0] Active Section Address Space Size Density 0 0 0 Full die 000000h–7FFFFFh 8 Meg x 16 128Mb 0 0 1 One-half of die 000000h–3FFFFFh 4 Meg x 16 64Mb 0 1 0 One-quarter of die 000000h–1FFFFFh 2 Meg x 16 32Mb 0 1 1 One-eighth of die 000000h–0FFFFFh 1 Meg x 16 16Mb 1 0 0 None of die 0 0 Meg x 16 0Mb 1 0 1 One-half of die 400000h–7FFFFFh 4 Meg x 16 64Mb PAR A4 A3 A2 A1 A0 Read Configuration Register Address Bus A5 A6 All must be set to "0" 0 1 Deep Power-Down DPD Enable DPD Disable (default) RCR[4] A[18:8] Register Select Reserved Reserved Reserved TCR A[22:20] A19 0 1 Register Select Select RCR Select BCR RCR[19] All must be set to "0" RCR[1] RCR[0] Refresh Coverage RCR[2] 0 0 Full array (default) 0 0 1 Bottom 1/2 array 0 1 0 Bottom 1/4 array 0 1 1 Bottom 1/8 array 0 01 1 Top 1/2 array 10 1 Top 1/4 array DPD Must be set to "0" A7 Page 0 1 Page Mode Enable/Disable Page Mode Disabled (default) Page Mode Enable RCR[7] 4 51 2 30 6 18–8 19 22–20 7 1 None of array 00 1 Top 3/4 array 11 RCR[6] RCR[5] Maximum Case Temp +85ºC (default) 11 00 01 10 +70ºC +45ºC +15ºC |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |