PS37044AJOFDDFR datasheet(5/34 Pages) TI

5 / 34 page

Table 6-1. Pin Functions

I/O

DESCRIPTION

NAME

TPS37041 TPS37042 TPS37043 TPS37044

VDD

Supply Input. Bypass with a 0.1 µF capacitor to GND.

SENSE1

Connect directly to monitored voltage. RESET1/RESET1 is asserted when

SENSE1 falls outside of window threshold. No external capacitor is required

for this SENSE1 pin. For TPS37044 (quad version) RESET1/RESET1

asserts when either SENSE1 or SENSE2 falls outside of window threshold.

For noisy applications, placing a 10 nF to 100 nF ceramic capacitor close

to this pin may be needed for optimum performance. If the input pin is not

being used, it can be left floating.

SENSE2

Connect directly to monitored voltage. RESET2/RESET2 is asserted when

SENSE2 falls outside of window threshold. No external capacitor is required

for SENSE2 pin. For TPS37044 (quad version) RESET1/RESET1 asserts

when either SENSE1 or SENSE2 falls outside of window threshold. For

noisy applications, placing a 10 nF to 100 nF ceramic capacitor close to this

pin may be needed for optimum performance. If the input pin is not being

used, it can be left floating.

SENSE3

Connect directly to monitored voltage. RESET3/RESET3 is asserted when

SENSE3 falls outside of window threshold. No external capacitor is required

for SENSE3 pin. For TPS37044 (quad version) RESET2/RESET2 asserts

when either SENSE3 or SENSE4 falls outside of window threshold. For

noisy applications, placing a 10 nF to 100 nF ceramic capacitor close to this

pin may be needed for optimum performance. If the input pin is not being

used, it can be left floating.

SENSE4

Connect directly to monitored voltage. For TPS37044 (quad version)

RESET2/RESET2 asserts when either SENSE3 or SENSE4 falls outside of

window threshold. For noisy applications, placing a 10 nF to 100 nF ceramic

capacitor close to this pin may be needed for optimum performance. If the

input pin is not being used, it can be left floating.

RESET1

RESET1/RESET1 asserts when SENSE1 falls outside of the over-voltage or

under-voltage threshold window.

RESET1/RESET1 stays asserted for the reset timeout period after SENSE1

fall back within the window threshold. Active-low, open-drain reset output,

requires an external pullup resistor. For TPS37044, RESET1/RESET1

asserts when either SENSE1 or SENSE2 fall outside of the window

threshold. The pin can be left floating if it is unused.

RESET2

RESET2/RESET2 asserts when SENSE2 falls outside of the overvoltage or

undervoltage threshold window.

RESET2/RESET2 stays asserted for the reset timeout period after SENSE2

fall back within the window threshold. Active-low, open-drain reset output,

requires an external pullup resistor. For TPS37044, RESET2/RESET2

asserts when either SENSE3 or SENSE4 fall outside of the window

threshold. The pin can be left floating if it is unused.

RESET3

RESET3/RESET3 asserts when SENSE3 falls outside of the overvoltage or

undervoltage threshold window.

RESET3/RESET3 stays asserted for the reset timeout period after SENSE3

fall back within the window threshold. Active-low, open-drain reset output,

requires an external pullup resistor. The pin can be left floating if it is

unused.

GND

Ground

3, 5, 6, 7

5, 6

No Connect

www.ti.com

TPS3704

SNVSBZ2B – MARCH 2021 – REVISED DECEMBER 2021

Submit Document Feedback

Product Folder Links: TPS3704

PS37044AJOFDDFR bảng dữ liệu(PDF) 5 Page - Texas Instruments

PS37044AJOFDDFR bảng dữ liệu(HTML) 5 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

bảng dữ liệu tải về

Link URL