P5021 datasheet(124/155 Pages) NXP

124 / 155 page

P5021 QorIQ Integrated Processor Data Sheet, Rev. 1

Electrical characteristics

Freescale Semiconductor

124

2.20.8

SGMII interface

Each SGMII port features a 4-wire AC-coupled serial link from the SerDes interface of the chip, as shown in Figure 46, where

CTX is the external (on board) AC-coupled capacitor. Each output pin of the SerDes transmitter differential pair features 50-Ω

output impedance. Each input of the SerDes receiver differential pair features 50-

Ω on-die termination to XGND. The reference

circuit of the SerDes transmitter and receiver is shown in Figure 42.

2.20.8.0.1

SGMII clocking requirements for SD_REF_CLKn and SD_REF_CLKn

When operating in SGMII mode, the EC_GTX_CLK125 clock is not required for this port. Instead, a SerDes reference clock

is required on SD_REF_CLK[1:3] and SD_REF_CLK[1:3] pins. SerDes banks 1-3 may be used for SerDes SGMII

configurations based on the RCW Configuration field SRDS_PRTCL.

For more information on these specifications, see Section 2.20.2, “SerDes reference clocks.”

2.20.8.1

SGMII DC electrical characteristics

This section discusses the electrical characteristics for the SGMII interface.

2.20.8.1.1

SGMII transmit DC timing specifications

This table describe the SGMII SerDes transmitter and receiver AC-coupled DC electrical characteristics for 1.25 GBaud.

Transmitter DC characteristics are measured at the transmitter outputs (SD_TXn and SD_TXn) as shown in Figure 47.

Deterministic jitter, fC3dB =fBAUD ÷ 10

USATA_TXDJfB/10

—

0.35

UI p-p

Deterministic jitter, fC3dB =fBAUD ÷ 500

USATA_TXDJfB/500

—

0.42

UI p-p

Deterministic jitter, fC3dB =fBAUD ÷ 1667 USATA_TXDJfB/1667

—

0.35

UI p-p

Note:

1. Measured at receiver

Table 88. SGMII DC transmitter electrical characteristics (XVDD = 1.5 V or 1.8 V)

For recommended operating conditions, see Table 3.

Parameter

Symbol

Min

Typ

Max

Unit

Notes

Output high voltage

VOH

—

1.5 x

|VOD|-max

Output low voltage

VOL

|VOD|-min/2

—

Table 87. Gen 2i/3G receiver AC specifications (continued)

For recommended operating conditions, see Table 3.

Parameter

Symbol

Min

Typical

Max

Units

Notes

P5021 bảng dữ liệu(PDF) 124 Page - NXP Semiconductors

P5021 bảng dữ liệu(HTML) 124 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL