P5021 datasheet(114/155 Pages) NXP

114 / 155 page

P5021 QorIQ Integrated Processor Data Sheet, Rev. 1

Electrical characteristics

Freescale Semiconductor

114

This table defines the AC specifications for the PCI Express 2.0 (5 GT/s) differential input at all receivers (RXs). The parameters

are specified at the component pins. The AC timing specifications do not include RefClk jitter.

2.20.4.6

Test and measurement load

The AC timing and voltage parameters must be verified at the measurement point. The package pins of the device must be

connected to the test/measurement load within 0.2 inches of that load, as shown in Figure 43.

NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is

meant to acknowledge that package/board routing may benefit from D+ and D– not being

exactly matched in length at the package pin boundary. If the vendor does not explicitly

state where the measurement point is located, the measurement point is assumed to be the

D+ and D– package pins.

Figure 43. Test/Measurement load

Table 69. PCI Express 2.0 (5 GT/s) differential receiver Input AC specifications

For recommended operating conditions, see Table 3.

Parameter

Symbol

Min

Typ

Max

Units

Notes

Unit Interval

199.94 200.00 200.06

Each UI is 400 ps ±300 ppm. UI does not

account for spread spectrum clock dictated

variations. See Note 1.

Max receiver inherent timing

error

TRX-TJ-CC

—

0.4

The maximum inherent total timing error for

common RefClk receiver architecture

Maximum time between the

jitter median and maximum

deviation from the median

TRX-TJ-DC

—

0.34

Max receiver inherent total timing error

Max receiver inherent

deterministic timing error

TRX-DJ-DD-CC

—

0.30

The maximum inherent deterministic timing

error for common RefClk receiver

architecture

Max receiver inherent

deterministic timing error

TRX-DJ-DD-DC

—

0.24

The maximum inherent deterministic timing

error for common RefClk receiver

architecture

Note:

1. No test load is necessarily associated with this value.

Transmitter

silicon

+ package

C = CTX

R = 50

D+ package pin

D– package pin

P5021 bảng dữ liệu(PDF) 114 Page - NXP Semiconductors

P5021 bảng dữ liệu(HTML) 114 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL