| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
VR4102 bảng dữ liệu(PDF) 218 Page - NEC |
|
|
|||||||||||||||||||||||||||||
VR4102 bảng dữ liệu(HTML) 218 Page - NEC |
|
218 / 701 page ![]() CHAPTER 8 CACHE MEMORY 218 8.4 CACHE STATES (1) Cache line The three terms below are used to describe the state of a cache line: — Dirty: a cache line containing data that has changed since it was loaded from memory. — Clean: a cache line that contains data that has not changed since it was loaded from memory. — Invalid: a cache line that does not contain valid information must be marked invalid, and cannot be used. For example, after a Soft Reset, software sets all cache lines to invalid. A cache line in any other state than invalid is assumed to contain valid information. Neither Cold reset nor Soft reset sets caches invalid. Software can invalidate caches. (2) Data cache The data cache supports three cache states: — invalid — valid clean — valid dirty (3) Instruction cache The instruction cache supports two cache states: — invalid — valid The state of a valid cache line may be modified when the processor executes a CACHE operation. CACHE operations are described in Chapter 27. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |