ATTINY817-MFR. datasheet(164/492 Pages) MICROCHIP

164 / 492 page

20.5.11 Interrupt Flag Register - Normal Mode

The individual status bit can be cleared by writing a '1'e to its bit location. This allows each bit to be set

without use of a read-modify-write operation on a single register.

Name:

INTFLAGS

Offset: 0x0B

Reset:

0x00

Property:

Bit

CMP2

CMP1

CMP0

OVF

Access

R/W

Reset

Bit 6 – CMP2: Compare Channel 2 Interrupt Flag

See CMP0 flag description.

Bit 5 – CMP1: Compare Channel 1 Interrupt Flag

See CMP0 flag description.

Bit 4 – CMP0: Compare Channel 0 Interrupt Flag

The compare interrupt flag (CMPn) is set on a compare match on the corresponding compare channel.

For all modes of operation, the CMPn flag will be set when a compare match occurs between the count

automatically and has to be cleared by software. This is done by writing a one to its bit location.

Bit 0 – OVF: Overflow/Underflow Interrupt Flag

This flag is set either on a TOP (overflow) or BOTTOM (underflow) condition, depending on the

WGMODE setting. OVF is not automatically cleared and needs to be cleared by software. This is done by

writing a one to its bit location.

20.5.12 Debug Control Register

Name:

DBGCTRL

Offset: 0x0E

Reset:

0x00

Property:

Bit

DBGRUN

Access

R/W

Reset

Bit 0 – DBGRUN: Run in Debug

Value

Description

The peripheral is halted in break debug mode and ignores events.

The peripheral will continue to run in break debug mode when the CPU is halted.

ATtiny417/817

Datasheet Complete

DS40001901B-page 164

ATTINY817-MFR. bảng dữ liệu(PDF) 164 Page - Microchip Technology

ATTINY817-MFR. bảng dữ liệu(HTML) 164 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL