ATTINY817-MFR. datasheet(43/492 Pages) MICROCHIP

43 / 492 page

8.6

Offset

Name

Bit Pos.

0x04

CCP

7:0

CCP[7:0]

0x05

...

0x0C

Reserved

0x0D

7:0

SP[7:0]

0x0E

15:8

SP[15:8]

0x0F

SREG

7:0

8.7

8.7.1

Configuration Change Protection

Name:

CCP

Offset: 0x04

Reset:

0x00

Property:

Bit

CCP[7:0]

Access

R/W

Reset

Bits 7:0 – CCP[7:0]: Configuration Change Protection

Writing the correct signature to this bit field allows changing protected I/O registers or executing protected

instructions within the next four CPU instructions executed.

All interrupts are ignored during these cycles. After these cycles, interrupts will automatically be handled

again by the CPU, and any pending interrupts will be executed according to their level and priority.

When the protected I/O register signature is written, CCP[0] will read as '1' as long as the CCP feature is

enabled.

When the protected self-programming signature is written, CCP[1] will read as '1' as long as the CCP

feature is enabled.

CCP[7:2] will always read as zero.

Value

Name

Description

0x9D

SPM

Allow Self-Programming

0xD8

IOREG

Un-protect protected I/O registers

8.7.2

Stack Pointer

The CPU.SP holds the Stack Pointer (SP) that points to the top of the Stack. After Reset, the Stack

Pointer points to the highest internal SRAM address.

ATtiny417/817

Datasheet Complete

DS40001901B-page 43

ATTINY817-MFR. bảng dữ liệu(PDF) 43 Page - Microchip Technology

ATTINY817-MFR. bảng dữ liệu(HTML) 43 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL