công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

STR720RBQ6 bảng dữ liệu(PDF) 138 Page - STMicroelectronics

tên linh kiện STR720RBQ6
Giải thích chi tiết về linh kiện  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR720RBQ6 bảng dữ liệu(HTML) 138 Page - STMicroelectronics

Back Button STR720RBQ6 Datasheet HTML 134Page - STMicroelectronics STR720RBQ6 Datasheet HTML 135Page - STMicroelectronics STR720RBQ6 Datasheet HTML 136Page - STMicroelectronics STR720RBQ6 Datasheet HTML 137Page - STMicroelectronics STR720RBQ6 Datasheet HTML 138Page - STMicroelectronics STR720RBQ6 Datasheet HTML 139Page - STMicroelectronics STR720RBQ6 Datasheet HTML 140Page - STMicroelectronics STR720RBQ6 Datasheet HTML 141Page - STMicroelectronics STR720RBQ6 Datasheet HTML 142Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 138 / 401 page
background image
STR720 - RESET AND CLOCK CONTROL UNIT (RCCU)
138/401
13 RESET AND CLOCK CONTROL UNIT (RCCU)
13.1 Introduction
Reset and Clock Control Unit (RCCU) is responsible of the control and distribution of the
reset and the clock signals of the STR720.
13.2 Main Features
■
Three reset inputs: Watchdog reset, Hardware reset and Software reset
■
Two clock inputs: CLK and CLK_AF
■
Three clock outputs: AHB clock (AHB_CLK), APB clock (APB_CLK) and ATAPI clock
(ATAPI_CLK)
■
PLL control including:
•
PLL operation mode (POFF output) and multiplication/division (MX and DX Output)
control
•
PLL reference (PLLREFCLK) clock selectable between CLK and CLK/2
■
Four clock domains:
•
AHB clock can be:
CLK clock,
CLK clock divided by 2, 32, 64
CLK (or CLK/2) clock multiplied by the PLL
External low frequency clock (CLK_AF, when available)
•
APB clock can be:
AHB clock divided by 2, 4, 8, 16
•
ATAPI clock can be:
AHB clock divided by 2
AHB clock divided by 3
•
PLLCKREF can be:
CLK clock
CLK clock divided by 2
■
Four different operating modes:
Run mode
Idle mode
Slow mode
Stop mode
■
Low frequency clock (CLK_AF) selection for low power consumption modes.
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com