DSP56857 datasheet(362/662 Pages) FREESCALE

362 / 662 page

Resets

5685X Digital Signal Controller User Manual, Rev. 4

12-62

Freescale Semiconductor

12.11 Resets

The ESSI is affected by Power-On Reset (POR) and ESSI reset.

POR is generated by asserting either the Reset pin or the (COP) timer reset. The POR initializes

all control registers and clears the ESSIEN bit in SCR2 and disables the ESSI.

The ESSI reset is generated when the ESSIEN bit in the SCR2 is cleared. The ESSI status bits are

preset to the same state produced by the POR. The ESSI control bits are unaffected. The ESSI

reset is useful for selective reset of the ESSI without changing the present ESSI control bits and

without affecting the other peripherals.

The correct sequence to initialize the ESSI is as follows:

1. Issue a Power-On or ESSI Reset.

2. Program the ESSI Control Registers.

3. Set the ESSIEN bit in SCR2.

4. Write data to the STX register(s).

5. Enable transmit and receive operations.

This procedure ensures proper operation of the ESSI by using the Power-On Reset (POR) or

ESSI reset before changing any of the control bits listed in Table 12-26. These control bits

should not be changed during ESSI operation.

Note:

The ESSI bit clock must go low for at least one complete period to ensure proper ESSI

reset.

Table 12-26.

ESSI Control Bits Requiring

Reset Before Change

Control Register

Bit

SRXCR

STXCR

PSR

WL[1:0]

DC[4:0]

PM[7:0]

SCR2

TEFS

TFSL

TFSI

NET

TSCKP

TSHFD

SYN

DSP56857 bảng dữ liệu(PDF) 362 Page - Freescale Semiconductor, Inc

DSP56857 bảng dữ liệu(HTML) 362 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL