| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
DSP56857 bảng dữ liệu(PDF) 358 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56857 bảng dữ liệu(HTML) 358 Page - Freescale Semiconductor, Inc |
|
358 / 662 page ![]() Register Descriptions (ESSI0_BASE = $1FFE20, ESSI1_BASE = $1FFE00) 5685X Digital Signal Controller User Manual, Rev. 4 12-58 Freescale Semiconductor • 1 = The transmit sequence proceeds normally. Data is transferred from the STX register (or TXFIFO, if enabled) to the Shift register during slot N. Appropriate flags are set. The DSC is interrupted only for enabled slots. Data written to the STX register when the Transmitter Empty (or Transmit FIFO Empty) Interrupt Request is being serviced is transmitted in the next enabled transmit time slot. The TSM slot mask does not conflict with the STSR. Even if a slot is enabled in the TSM register, the user may choose to write to the STSR to tri-state the signals of the enabled transmitters during the next transmission slot. Setting the bits in the TSM register affects the next frame transmission. The frame currently being transmitted is not affected by the new TSM setting. If the TSM is read, it shows the current setting. An ESSI reset (ESSIEN = 0) does not affect the contents of the TSM registers. After a hardware RESET signal, or executing a software RESET instruction, the TSM register is reset to $FFFFFFFF; that value enables all 32 slots for data transmission. The transmit DC setting determines how many of these control bits is actually used. 12.8.15 Receive Slot Mask Registers (RSMA, RSMB) The Receive Slot Mask Registers are two 16-bit read/write registers. In the Network mode, these registers are used by the receiver to determine which action to take in the current time slot. Depending on the setting of the bits, the receiver either ignores the receiver data signal(s), or receives a data word, generating the appropriate receive status. RSMA and RSMB can be viewed as one 32-bit register, RSM. Bit n in RSM (RSMn) is an enable/disable control bit for time slot N. Figure 12-31. Receive Slot Mask Register (RSMA) See Programmer’s Sheet on Appendix page B - 83 Figure 12-32. Receive Slot Mask Register (RSMB) See Programmer’s Sheet on Appendix page B - 83 Base + $E 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Read RSMA [15:0] Write Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Base + $F 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Read RSMB [31:16] Write Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |