công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

DSP56857 bảng dữ liệu(PDF) 363 Page - Freescale Semiconductor, Inc

tên linh kiện DSP56857
Giải thích chi tiết về linh kiện  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 bảng dữ liệu(HTML) 363 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 359Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 360Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 361Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 362Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 363Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 364Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 365Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 366Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 367Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 363 / 662 page
background image
Interrupt Operation Description
Enhanced Synchronous Serial Interface (ESSI), Rev. 4
Freescale Semiconductor
12-63
12.12 Interrupts
The ESSI can generate up to six interrupt vectors, listed in Table 12-27.
12.13 Interrupt Operation Description
12.13.1 Receive Data With Exception
This interrupt can occur when receive interrupts are enabled via the RIE bit of the SCR2 register.
When a data word is ready to transfer from the RXSR register to the SRX register and the
previous SRX register data has not yet been read, the ROE bit is set and the exception interrupt
will occur instead of the normal receive data interrupt. When the receive FIFO is enabled this
interrupt will not occur until the RFF bit has been set, indicating the FIFO is full. The ROE bit is
cleared when the SSR is read verifying the ROE bit is set before reading the SRX register data.
SCR3
TFEN
RFEN
REFS
RFSL
RFSI
RSCKP
RSHFD
DIV4DIS
SCR4
SCD0
SCD1
SCD2
SDKD
SSC1
Table 12-27.
Interrupt Summary
Interrupt
Source
Description
INTR + $0
Receiver
Receive data with exception
INTR + $2
Receiver
Receive data
INTR + $4
Receiver
Receive last slot interrupt. This interrupt may not be present in all
implementations of the ESSI.
INTR + $6
Transmitter
Transmit data with exception
INTR + $8
Transmitter
Transmit data
INTR + $10
Transmitter
Transmit last slot interrupt. This interrupt may not be present in all
implementations of the ESSI.
Table 12-26.
ESSI Control Bits Requiring
Reset Before Change (Continued)
Control Register
Bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com