 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TNETV2501INPGF bảng dữ liệu(PDF) 169 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV2501INPGF bảng dữ liệu(HTML) 169 Page - Texas Instruments |
|
|
169 / 197 page  Electrical Specifications 169 December 2002 − Revised November 2008 SPRS206K 5.15 Multichannel Buffered Serial Port (McBSP) Timings 5.15.1 McBSP Transmit and Receive Timings Table 5−31 and Table 5−32 assume testing over recommended operating conditions (see Figure 5−32 and Figure 5−33). Table 5−31. McBSP T ransmit and Receive Timing Requirements†‡ NO. MIN MAX UNIT M11 tc(CKRX) Cycle time, CLKR/X CLKR/X ext 2P ns M12 tw(CKRX) Pulse duration, CLKR/X high or CLKR/X low CLKR/X ext P – 2 ns M13 tr(CKRX) Rise time, CLKR/X CLKR/X ext 5 ns M14 tf(CKRX) Fall time, CLKR/X CLKR/X ext 5 ns M15 tsu(FRH–CKRL) Setup time, external FSR high before CLKR low CLKR int 5 ns M15 tsu(FRH–CKRL) Setup time, external FSR high before CLKR low CLKR ext 1 ns M16 th(CKRL–FRH) Hold time, external FSR high after CLKR low CLKR int 1 ns M16 th(CKRL–FRH) Hold time, external FSR high after CLKR low CLKR ext 6 ns M17 tsu(DRV–CKRL) Setup time, DR valid before CLKR low CLKR int 3 ns M17 tsu(DRV–CKRL) Setup time, DR valid before CLKR low CLKR ext 1 ns M18 th(CKRL–DRV) Hold time, DR valid after CLKR low CLKR int 1 ns M18 th(CKRL–DRV) Hold time, DR valid after CLKR low CLKR ext 6 ns M19 tsu(FXH–CKXL) Setup time, external FSX high before CLKX low CLKX int 5 ns M19 tsu(FXH–CKXL) Setup time, external FSX high before CLKX low CLKX ext 1 ns M20 th(CKXL–FXH) Hold time, external FSX high after CLKX low CLKX int 1 ns M20 th(CKXL–FXH) Hold time, external FSX high after CLKX low CLKX ext 6 ns † Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted. ‡ P = (Divider2 Ratio)/(CPU Clock Frequency) in ns. For example, when running parts at 300 MHz with the slow peripheral domain at 1/2 the CPU clock frequency, use P = 2/300 MHz = 6.66 ns. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
