DSP56156ROM datasheet(39/76 Pages) MOTOROLA

39 / 76 page

AC Electrical Characteristics and Timing

MOTOROLA

DSP56156 Data Sheet

Host Port Timing

(VCC = 5.0 V dc ± 10%, TJ = -40° to +125°C, CL = 50 pF + 1 TTL Load)

T = ICYC / 4

cyc = Clock cycle = 1/2 instruction cycle= 2 T cycle

tHSDL = Host Synchronization Delay Time

(See Note 1)

tsuh = Host Processor Data Setup Time

Active low lines should be “pulled up” in a manner consistent with the AC and DC specifica-

tions.

Table 19 Host Port Timing

Num

Characteristic

40 MHz

50 MHz

60 MHz

Unit

Min

Max

Min

Max

Min

Max

100

tHSDL Host Synchronous Delay

(See Note 1)

3TT3T

101

HEN/HACK Assertion Width

• CVR, ICR, ISR Read

• Read

• Write

(See Notes 2, 4)

2T+36

32+tsuh

—

2T+33

29+tsuh

—

2T+30

26+tsuh

—

102

HEN/HACK Deassertion Width

(See Note 2)

—

103

Minimum Cycle Time Between Two

HEN Assertion for Consecutive

CVR, ICR, ISR Reads

4T+36

—

4T+33

—

4T+30

—

104

Host Data Input Setup Time before

HEN/HACK Deassertion

5—

—

105

Host Data Input Hold Time after

HEN/HACK Deassertion

7—

—

106

HEN/HACK Assertion to Output

Data Active from High Impedance

0—

—

107

HEN/HACK Assertion to Output

Data Valid

—32

—

108

HEN/HACK Deassertion to Output

Data High Impedance

—

18.5

—

109

Output Data Hold Time after

HEN/HACK Deassertion

5—

—

Host Port Timing

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

DSP56156ROM bảng dữ liệu(PDF) 39 Page - Motorola, Inc

DSP56156ROM bảng dữ liệu(HTML) 39 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

bảng dữ liệu tải về

Link URL