| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
L9662 bảng dữ liệu(PDF) 67 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9662 bảng dữ liệu(HTML) 67 Page - STMicroelectronics |
|
67 / 80 page ![]() DocID028325 Rev 1 67/80 L9662 Functional description 79 The MOSI input takes data from the master microprocessor while CS_S is asserted. The MSB is the first bit of each word received on MOSI and the LSB is the last bit of each word received on MOSI. This pin has TTL level compatible input voltages allowing proper operation with microprocessors using a 3.3 to 5.0 volt supply. When data is transmitted for any of the first 4 words on MISO then the SR will be the 5th word. This is required to identify good vs. bad data since, depending on the data mode, all 16 bits from a satellite can be data. Satellite module configuration register (MCR) This register defines the global configuration to the satellite module. The MCR will be the 1st word in the message of the MOSI transfer. The micro MUST never write the MCR in the wrong position because it will be recognized by the ASIC as a CCR. The SPI message definition for MOSI commands and MISO responses for the MCR are defined below. Command/ Mode MOSI Bit Definition D15 D14 D13 D12 D11 D10 D09 D08 D07 D06 D05 D04 D03 D02 D01 D00 MOSI Command MCR 0 0 CH4P CH3P CH2P CH1P SPL1 SPL0 IV4EN IV3EN IV4SEL IV3SEL SW RD 0 odd MISO Response MCR 0 0 CH4P CH3P CH2P CH1P SPL SPL IV4EN IV3EN IV4SEL IV3SEL SW RD 0 odd Table 36. MOSI MCR bit definition Bit MOSI Command MS – Mode‘D3’=0 MOSI Command PSI5 – Mode‘D3’=1 State Description D15 0 D14 0 Register Selection (SR/MCR) D13 0 1 CH3 Protocol A Mode (default) CH3 Protocol B Mode Not valid PSI5 Parity D12 0 1 CH2 Protocol A Mode (default) CH2 Protocol B Mode Not valid PSI5 Parity D11 0 1 CH1 Protocol A Mode (default) CH1 Protocol B Mode Not valid PSI5 Parity D10 0 1 CH0 Protocol A Mode (default) CH0 Protocol B Mode Not valid PSI5 Parity D9 0 Sync Pulse length Sync Pulse length D8 0 D7 0 Disable IF3/V3 pin (default) Disable IF3/V3 pin (default) Enable IF3/V3 pin 1 Enable IF3/V3 pin D6 0 Disable IF2/V2 pin (default) Disable IF3/V3 pin (default) Enable IF3/V3 pin D5 IF3/V3 Output Selection IF3/V3 Output Selection |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |