FXLS8471Q datasheet(16/75 Pages) FREESCALE

16 / 75 page

FXLS8471Q

Sensors

Freescale Semiconductor, Inc.

Digital Interfaces

6.1

I2C interface characteristics

Figure 5. I2C slave timing diagram

Table 7. I2C slave timing values(1)

1. All values referred to VIH (min) and VIL (max) levels.

Parameter

Symbol

I2C Fast Mode

Unit

Min

Max

SCL Clock Frequency

fSCL

400

kHz

Bus Free Time between STOP and START condition

tBUF

1.3

μs

(Repeated) START Hold Time

tHD;STA

0.6

μs

(Repeated) START Setup Time

tSU;STA

0.6

μs

STOP Condition Setup Time

tSU;STO

0.6

μs

SDA Data Hold Time

tHD;DAT

0.05

0.9(2)

2. This device does not stretch the LOW period (tLOW) of the SCL signal.

μs

SDA Valid Time(3)

3. tVD;DAT = time for Data signal from SCL LOW to SDA output.

tVD;DAT

0.9(2)

μs

SDA Valid Acknowledge Time(4)

4. tVD;ACK = time for Acknowledgement signal from SCL LOW to SDA output (HIGH or LOW, depending on which one is worse).

tVD;ACK

0.9(2)

μs

SDA Setup Time

tSU;DAT

100

SCL Clock Low Time

tLOW

1.3

μs

SCL Clock High Time

tHIGH

0.6

μs

SDA and SCL Rise Time

20 + 0.1 Cb

(5)

5. Cb = total capacitance of one bus line in pF.

300

SDA and SCL Fall Time

20 + 0.1 Cb

(5)

300

Pulse width of spikes on SDA and SCL that must be suppressed by

internal input filter

tSP

050

handbook, full pagewidth

MSC610

tSU;STO

tSU;STA

tHD;STA

tHIGH

tLOW

tSU;DAT

tHD;DAT

SDA

SCL

tBUF

tSP

tHD;STA

FXLS8471Q bảng dữ liệu(PDF) 16 Page - Freescale Semiconductor, Inc

FXLS8471Q bảng dữ liệu(HTML) 16 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

bảng dữ liệu tải về

Link URL