công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

FXLS8471Q bảng dữ liệu(PDF) 6 Page - Freescale Semiconductor, Inc

tên linh kiện FXLS8471Q
Giải thích chi tiết về linh kiện  Linear Accelerometer
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

FXLS8471Q bảng dữ liệu(HTML) 6 Page - Freescale Semiconductor, Inc

Back Button FXLS8471Q Datasheet HTML 2Page - Freescale Semiconductor, Inc FXLS8471Q Datasheet HTML 3Page - Freescale Semiconductor, Inc FXLS8471Q Datasheet HTML 4Page - Freescale Semiconductor, Inc FXLS8471Q Datasheet HTML 5Page - Freescale Semiconductor, Inc FXLS8471Q Datasheet HTML 6Page - Freescale Semiconductor, Inc FXLS8471Q Datasheet HTML 7Page - Freescale Semiconductor, Inc FXLS8471Q Datasheet HTML 8Page - Freescale Semiconductor, Inc FXLS8471Q Datasheet HTML 9Page - Freescale Semiconductor, Inc FXLS8471Q Datasheet HTML 10Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 75 page
background image
FXLS8471Q
Sensors
6
Freescale Semiconductor, Inc.
2
Pin Description
Figure 2. Pinout diagram
Device power is supplied through the VDD pin. Power-supply, decoupling capacitors (100 nF ceramic plus 4.7
μF or larger bulk)
should be placed as close as possible to pin 14 of the device. The digital interface supply voltage (VDDIO) must also be
decoupled with a 100 nF ceramic capacitor placed as close as possible to pin 1 of the device.
The digital control signals SCL, SDA, SA0, SA1, and RST are not tolerant of voltages more than VDDIO + 0.3 V. If VDDIO is
removed, these pins will clamp any logic signals through their internal ESD protection diodes.
Table 1. Pin Description
Pin
Name
Function
1
VDDIO
Interface power supply
2
BYP
Internal regulator output bypass capacitor connection
3
Reserved
Test reserved, connect to GND
4SCL/SCLK
I2C Serial Clock/SPI Clock
5
GND
Ground
6SDA/MOSI
I2C Serial Data/SPI Master Out, Slave In
7
SA0/MISO(1)
1. The SA0 pin is also used to select the desired serial interface mode during POR and also after a hard/soft reset event. Please see
Section 6.2.3, “I2C/SPI auto detection” for more information
I2C address selection bit 0/SPI Master In, Slave Out
8
N/C
Internally not connected
9
INT2
Interrupt 2
10
SA1/CS_B
I2C address selection bit 1(2)/SPI Chip Select (active low)
2. See Table 8 for I2C address options selectable using the SA0 and SA1 pins.
11
INT1
Interrupt 1
12
GND
Ground
13
Reserved
Test reserved, connect to GND
14
VDD
Power supply
15
N/C
Internally not connected
16
RST
Reset input, active high. Connect to GND if unused
1
VDDIO
6
2
3
4
5
13
12
11
10
9
78
16
15
14
BYP
Reserved
SCL/SCLK
GND
Reserved
GND
INT1
SA1/CS_B
INT2
Top View
16 Lead QFN-COL
3 mm x 3 mm x 1 mm
FXLS8471Q



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com