PM0056 datasheet(151/156 Pages) STMICROELECTRONICS

151 / 156 page

DocID15491 Rev 5

151/156

PM0056

Core peripherals

4.5.1

SysTick control and status register (STK_CTRL)

Address offset: 0x00

Reset value: 0x0000 0000

Required privilege: Privileged

The SysTick CTRL register enables the SysTick features.

3029

Reserved

COUNT

FLAG

Reserved

CLKSO

URCE

TICK

INT

ABLE

Bits 31:17

Reserved, must be kept cleared.

Bit 16

COUNTFLAG:

Returns 1 if timer counted to 0 since last time this was read.

Bits 15:3

Reserved, must be kept cleared.

Bit 2

CLKSOURCE: Clock source selection

Selects the clock source.

0: AHB/8

1: Processor clock (AHB)

Bit 1

TICKINT: SysTick exception request enable

0: Counting down to zero does not assert the SysTick exception request

1: Counting down to zero to asserts the SysTick exception request.

Note: Software can use COUNTFLAG to determine if SysTick has ever counted to zero.

Bit 0

ENABLE: Counter enable

Enables the counter. When ENABLE is set to 1, the counter loads the RELOAD value from the

LOAD register and then counts down. On reaching 0, it sets the COUNTFLAG to 1 and

optionally asserts the SysTick depending on the value of TICKINT. It then loads the RELOAD

value again, and begins counting.

0: Counter disabled

1: Counter enabled

PM0056 bảng dữ liệu(PDF) 151 Page - STMicroelectronics

PM0056 bảng dữ liệu(HTML) 151 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL