CDCE72010RGCT datasheet(20/73 Pages) TI

20 / 73 page

CDCE72010 Default Configuration

CDCE72010

SCAS858A – JUNE 2008 – REVISED JULY 2009.............................................................................................................................................................. www.ti.com

The CDCE72010 on-board EEPROM has been factory preset to the default settings listed in Table 5

Table 5. CDCE72010 Default Configuration Settings

DEFAULT SETTING

REG0000

002C0040

REG0007

EB040717

REG0001

83840051

REG0008

010C0158

REG0002

83400002

REG0009

01000049

REG0003

83400003

REG0010

0BFC07CA

REG0004

81800004

REG0011

C000058B

REG0005

81800005

REG0012

61E09B0C

REG0006

EB040006

The default configuration programmed in the EEPROM is: a 10MHz primary reference single-ended, a

491.52MHz LVPECL VCXO running at 80kHz, and PFD with a 10Hz external loop filter. Reference Auto Select is

off, M divider is set for 125, N divider is set to 768, charge pump current is set to 2.2mA, and feedback divider is

set to divide by 8. Divider 1 is set to divide by 4, Dividers 2 and 3 are set to divide by 1, Dividers 4 and 5 are set

to divide by 2, Dividers 6 and 7 are set to divide by 8, and Divider 8 is set to divide by 16.Output0:LVCMOS,

Output1:Hi-LVPECL,

Output2:

Hi-LVPECL,

Output3:Hi_LVPECL,

Output4:LVPECL,

Output5:LVPECL,

Output6:Hi-LVDS, Output7:Hi-LVDS, Output8:LVCMOS and Output9:LVCMOS.

Submit Documentation Feedback

Product Folder Link(s): CDCE72010

CDCE72010RGCT bảng dữ liệu(PDF) 20 Page - Texas Instruments

CDCE72010RGCT bảng dữ liệu(HTML) 20 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

bảng dữ liệu tải về

Link URL