CDCE72010RGCT datasheet(46/73 Pages) TI

46 / 73 page

CDCE72010

SCAS858A – JUNE 2008 – REVISED JULY 2009.............................................................................................................................................................. www.ti.com

SPI

RAM

POWER UP

BIT NAME

DESCRIPTION/FUNCTION

BIT

BLOCK

CONDITION

Address 0

Address 1

Address 2

Address 3

Reference Divider M bit 0

Reference Divider M bit 1

Reference Divider M bit 2

Reference Divider M bit 3

Reference Divider M bit 4

Reference Divider M bit 5

Reference

Reference Divider M bit 6

(PRI/SEC)

EEPROM

Reference Divider M bit 7

Divider M

Reference Divider M bit 8

Reference Divider M bit 9

M10

Reference Divider M bit 10

M11

Reference Divider M bit 11

M12

Reference Divider M bit 12

M13

Reference Divider M bit 13

VCXO Divider N bit 0

VCXO Divider N bit 1

VCXO Divider N bit 2

VCXO Divider N bit 3

VCXO Divider N bit 4

VCXO Divider N Bit 5

VCXO Divider N Bit 6

VCXO/AUX/SEC

EEPROM

Divider N

VCXO Divider N Bit 7

VCXO Divider N Bit 8

VCXO Divider N Bit 9

N10

VCXO Divider N Bit 10

N11

VCXO Divider N Bit 11

N12

VCXO Divider N Bit 12

N13

VCXO Divider N Bit 13

Submit Documentation Feedback

Product Folder Link(s): CDCE72010

CDCE72010RGCT bảng dữ liệu(PDF) 46 Page - Texas Instruments

CDCE72010RGCT bảng dữ liệu(HTML) 46 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

bảng dữ liệu tải về

Link URL