công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MSC8122VT8000 bảng dữ liệu(PDF) 18 Page - Freescale Semiconductor, Inc

tên linh kiện MSC8122VT8000
Giải thích chi tiết về linh kiện  Quad Digital Signal Processor
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MSC8122VT8000 bảng dữ liệu(HTML) 18 Page - Freescale Semiconductor, Inc

Back Button MSC8122VT8000 Datasheet HTML 14Page - Freescale Semiconductor, Inc MSC8122VT8000 Datasheet HTML 15Page - Freescale Semiconductor, Inc MSC8122VT8000 Datasheet HTML 16Page - Freescale Semiconductor, Inc MSC8122VT8000 Datasheet HTML 17Page - Freescale Semiconductor, Inc MSC8122VT8000 Datasheet HTML 18Page - Freescale Semiconductor, Inc MSC8122VT8000 Datasheet HTML 19Page - Freescale Semiconductor, Inc MSC8122VT8000 Datasheet HTML 20Page - Freescale Semiconductor, Inc MSC8122VT8000 Datasheet HTML 21Page - Freescale Semiconductor, Inc MSC8122VT8000 Datasheet HTML 22Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 48 page
background image
MSC8122 Quad Digital Signal Processor Data Sheet, Rev. 15
Electrical Characteristics
Freescale Semiconductor
18
In all cases, the power-up sequence must follow the guidelines shown in Figure 8.
The following rules apply:
1.
During time interval A, VDDH should always be equal to or less than the VDD/VCCSYN voltage level.
The duration of interval A should be kept below 10 ms.
2.
The duration of timing interval B should be kept as small as possible and less than 10 ms.
2.5.3
Clock and Timing Signals
The following sections include a description of clock signal characteristics. Table 7 shows the maximum frequency values for
internal (Core, Reference, Bus, and DSI) and external (CLKIN and CLKOUT) clocks. The user must ensure that maximum
frequency values are not exceeded.
Figure 8. Power-Up Sequence for VDDH and VDD/VCCSYN
Table 7. Maximum Frequencies
Characteristic
Maximum in MHz
Core frequency
300/400/500
Reference frequency (REFCLK)
100/133/166
Internal bus frequency (BLCK)
100/133/166
DSI clock frequency (HCLKIN)
Core frequency = 300 MHz
Core frequency = 400/500 MHz
HCLKIN
≤ (min{70 MHz, CLKOUT})
HCLKIN
≤ (min{100 MHz, CLKOUT})
External clock frequency (CLKIN or CLKOUT)
100/133/166
Table 8. Clock Frequencies
Characteristics
Symbol
300 MHz Device
400 MHz Device
500 MHz Device
Min
Max
Min
Max
Min
Max
CLKIN frequency
FCLKIN
20
100
20
133.3
20
166.7
BCLK frequency
FBCLK
40
100
40
133.3
40
166.7
Reference clock (REFCLK) frequency
FREFCLK
40
100
40
133.3
40
166.7
Output clock (CLKOUT) frequency
FCLKOUT
40
100
40
133.3
40
166.7
SC140 core clock frequency
FCORE
200
300
200
400
200
500
Note:
The rise and fall time of external clocks should be 3 ns maximum
3.3 V
1.2 V
A
B
VDD/VCCSYN
VDDH (IO)
t (time)
V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com