công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

MSC8122VT8000 bảng dữ liệu(PDF) 23 Page - Freescale Semiconductor, Inc

tên linh kiện MSC8122VT8000
Giải thích chi tiết về linh kiện  Quad Digital Signal Processor
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MSC8122VT8000 bảng dữ liệu(HTML) 23 Page - Freescale Semiconductor, Inc

Back Button MSC8122VT8000 Datasheet HTML 19Page - Freescale Semiconductor, Inc MSC8122VT8000 Datasheet HTML 20Page - Freescale Semiconductor, Inc MSC8122VT8000 Datasheet HTML 21Page - Freescale Semiconductor, Inc MSC8122VT8000 Datasheet HTML 22Page - Freescale Semiconductor, Inc MSC8122VT8000 Datasheet HTML 23Page - Freescale Semiconductor, Inc MSC8122VT8000 Datasheet HTML 24Page - Freescale Semiconductor, Inc MSC8122VT8000 Datasheet HTML 25Page - Freescale Semiconductor, Inc MSC8122VT8000 Datasheet HTML 26Page - Freescale Semiconductor, Inc MSC8122VT8000 Datasheet HTML 27Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 48 page
background image
Electrical Characteristics
MSC8122 Quad Digital Signal Processor Data Sheet, Rev. 15
Freescale Semiconductor
23
The UPM machine and GPCM machine outputs change on the internal tick selected by the memory controller
configuration. The AC timing specifications are relative to the internal tick. SDRAM machine outputs change only
on the REFCLK rising edge.
Table 14. AC Timing for SIU Inputs
No.
Characteristic
Value for Bus Speed in MHz
Units
Ref = CLKIN
Ref = CLKOUT
1.1 V
1.2 V
1.2 V
1.2 V
100/
133
133
166
133
10
Hold time for all signals after the 50% level of the REFCLK rising edge
0.5
0.5
0.5
0.5
ns
11a
ARTRY/ABB set-up time before the 50% level of the REFCLK rising
edge
3.1
3.0
3.0
3.0
ns
11b
DBG/DBB/BG/BR/TC set-up time before the 50% level of the REFCLK
rising edge
3.6
3.3
3.3
3.3
ns
11c
AACK set-up time before the 50% level of the REFCLK rising edge
3.0
2.9
2.9
2.9
ns
11d
TA/TEA/PSDVAL set-up time before the 50% level of the REFCLK
rising edge
•
Data-pipeline mode
•
Non-pipeline mode
3.5
4.4
3.4
4.0
3.4
4.0
3.4
4.0
ns
ns
12
Data bus set-up time before REFCLK rising edge in Normal mode
•
Data-pipeline mode
•
Non-pipeline mode
1.9
4.2
1.8
4.0
1.7
4.0
1.8
4.0
ns
ns
131
Data bus set-up time before the 50% level of the REFCLK rising edge
in ECC and PARITY modes
•
Data-pipeline mode
•
Non-pipeline mode
2.0
8.2
2.0
7.3
2.0
7.3
2.0
7.3
ns
ns
141
DP set-up time before the 50% level of the REFCLK rising edge
•
Data-pipeline mode
•
Non-pipeline mode
2.0
7.9
2.0
6.1
2.0
6.1
2.0
6.1
ns
ns
15a
TS and Address bus set-up time before the 50% level of the REFCLK
rising edge
•
Extra cycle mode (SIUBCR[EXDD] = 0)
•
No extra cycle mode (SIUBCR[EXDD] = 1)
4.2
5.5
3.8
5.0
3.8
5.0
3.8
5.0
ns
ns
15b
Address attributes: TT/TBST/TSZ/GBL set-up time before the 50%
level of the REFCLK rising edge
•
Extra cycle mode (SIUBCR[EXDD] = 0)
•
No extra cycle mode (SIUBCR[EXDD] = 1)
3.7
4.8
3.5
4.4
3.5
4.4
3.5
4.4
ns
ns
16
PUPMWAIT signal set-up time before the 50% level of the REFCLK
rising edge
3.7
3.7
3.7
3.7
ns
17
IRQx setup time before the 50% level; of the REFCLK rising edge3
4.0
4.0
4.0
4.0
ns
18
IRQx minimum pulse width3
6.0 +
TREFCLK
6.0 +
TREFCLK
6.0 +
TREFCLK
6.0 + TREFCLK
ns
Notes:
1.
Timings specifications 13 and 14 in non-pipeline mode are more restrictive than MSC8102 timings.
2.
Values are measured from the 50% TTL transition level relative to the 50% level of the REFCLK rising edge.
3.
Guaranteed by design.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com