ST20-C1 datasheet(55/205 Pages) STMICROELECTRONICS

55 / 205 page

55/205

4 Using ST20-C1 instructions

is the address of the control block ORed with the type flag

ExceptionProcessType in

bit 0.

The code to perform a DMA to transmit

param_count bytes to or from param_buffer

using

exception level

except_level where

the DMA

registers

periph_count,

periph_buffer and periph_star t are in a block at peripheral and the interrupt handler is

except_control_b lock would be similar to the following:

ld except_control_block; ldc ExceptionProcessType; or;

ld ExceptionBase; stnl except_level;

ld param_count; ld peripheral; stnl periph_count;

ld param_buffer; arot; stnl periph_buffer;

ldc start_value; arot; stnl periph_star t;

When the interrupt handler starts execution the peripheral job will be complete.

4.12 Status register

The status register may be manipulated using the instructions listed in Table 4.14.

In each of these instructions, Areg holds a bit mask.

statusclr copies the initial status

Areg. For example, to clear the bit

bit_number:

ldc bit_number; bitmask; statusclr

statusset is similar, but sets the bits of the status register that are set in the initial

Areg.

statustst returns in the Areg the status bits masked by the initial Areg. The

Breg and Creg are unaffected.

The status register is described in section 3.3.2.

Mnemonic

Name

statusclr

clear bits in status register

statusset

set bits in status register

statustst

test status register

Table 4.14 Semaphore instructions

ST20-C1 bảng dữ liệu(PDF) 55 Page - STMicroelectronics

ST20-C1 bảng dữ liệu(HTML) 55 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL