TMS320VC5502 datasheet(83/190 Pages) TI

83 / 190 page

www.ti.com

TMS320VC5502

Fixed-Point Digital Signal Processor

SPRS166J – APRIL 2001 – REVISED AUGUST 2006

Table 3-31. Peripheral IDLE Status Register Bit Field Description (continued)

BIT NAME

BIT NO.

ACCESS

RESET VALUE

DESCRIPTION

SP0

McBSP0 bit

•

SP0 = 0: McBSP0 is active

•

SP0 = 1: McBSP0 is disabled

TIM1

TIMER1 bit

•

TIM1 = 0: TIMER1 is active

•

TIM1 = 1: TIMER1 is disabled

TIM0

TIMER0 bit

•

TIM0 = 0: TIMER0 is active

•

TIM0 = 1: TIMER0 is disabled

3.11.7.5 Master IDLE Control Register (MICR)

Reserved

R, 00000000

Reserved

HPI

DMA

R, 000000

R/W, 0

LEGEND: R = Read, W = Write, n = value at reset

Figure 3-30. Master IDLE Control Register Layout (0x9402)

Table 3-32. Master IDLE Control Register Bit Field Description

BIT NAME

BIT NO.

ACCESS

RESET VALUE

DESCRIPTION

Reserved

15-2

00000000000000 Reserved

HPI

R/W

HPI bit

•

HPI = 0: HPI remains active when ISTR.MPIS becomes 1

•

HPI = 1: HPI is disabled when ISTR.MPIS becomes 1

DMA

R/W

DMA bit

•

DMA = 0: DMA remains active when ISTR.MPIS becomes 1

•

DMA = 1: DMA is disabled when ISTR.MPIS becomes 1

Submit Documentation Feedback

Functional Overview

TMS320VC5502 bảng dữ liệu(PDF) 83 Page - Texas Instruments

TMS320VC5502 bảng dữ liệu(HTML) 83 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL