TMS320VC5502 datasheet(67/190 Pages) TI

67 / 190 page

www.ti.com

TMS320VC5502

Fixed-Point Digital Signal Processor

SPRS166J – APRIL 2001 – REVISED AUGUST 2006

3.10.5.9 CLKOUT3 Select Register (CK3SEL)

This register controls which clock is output onto the CLKOUT3 so that it may be used to test and debug

the PLL (in addition to its normal function of being a direct input clock divider). Modes other than

CK3SEL = 1011 are intended for debug use only and should not be used during normal operation.

Reserved

R, 00000000

Reserved

CK3SEL

R, 0000

R/W, 1011

LEGEND: R = Read, W = Write, n = value at reset

Figure 3-23. CLKOUT3 Select Register Layout (0x1C82)

Table 3-21. CLKOUT3 Select Register Bit Field Description

BIT NAME

BIT NO.

ACCESS

RESET VALUE

DESCRIPTION

Reserved

15:4

000000000000

Reserved. Reads return 0. Writes have no effect.

CK3SEL

3:0

R/W

1011

Output on CLK3SEL pin(1)

•

CK3SEL = 1001: CLKOUT3 becomes point A in Figure 3-14

•

CK3SEL = 1010: CLKOUT3 becomes point B in Figure 3-14

•

CK3SEL = 0000-0111: CLKOUT3 becomes oscillator divider output

in Figure 3-14

•

CK3SEL = 1011: CLKOUT3 becomes point C in Figure 3-14

•

CK3SEL = Other: Not supported

(1)

The different options for the CLKOUT3 signal are intended for test purposes; it is recommended that the CK3SEL bits of the CK3SEL

Submit Documentation Feedback

Functional Overview

TMS320VC5502 bảng dữ liệu(PDF) 67 Page - Texas Instruments

TMS320VC5502 bảng dữ liệu(HTML) 67 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL