công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

STM32F103X6 bảng dữ liệu(PDF) 56 Page - STMicroelectronics

tên linh kiện STM32F103X6
Giải thích chi tiết về linh kiện  Performance line, ARM-based 32-bit MCU with Flash, USB, CAN, seven 16-bit timers, two ADCs and nine communication interfaces
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F103X6 bảng dữ liệu(HTML) 56 Page - STMicroelectronics

Back Button STM32F103X6_08 Datasheet HTML 52Page - STMicroelectronics STM32F103X6_08 Datasheet HTML 53Page - STMicroelectronics STM32F103X6_08 Datasheet HTML 54Page - STMicroelectronics STM32F103X6_08 Datasheet HTML 55Page - STMicroelectronics STM32F103X6_08 Datasheet HTML 56Page - STMicroelectronics STM32F103X6_08 Datasheet HTML 57Page - STMicroelectronics STM32F103X6_08 Datasheet HTML 58Page - STMicroelectronics STM32F103X6_08 Datasheet HTML 59Page - STMicroelectronics STM32F103X6_08 Datasheet HTML 60Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 84 page
background image
Electrical characteristics
STM32F103xx
56/84
Figure 22.
I/O AC characteristics definition
5.3.13
NRST pin characteristics
The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up
resistor, RPU (see Table 33).
Unless otherwise specified, the parameters given in Table 36 are derived from tests
performed under ambient temperature and VDD supply voltage conditions summarized in
Table 7.
ai14131
10%
90%
50%
tr(IO)out
OUTPUT
EXT ERNAL
ON 50pF
Maximum fr equency is achieved if (tr + tf) £ 2/3)T and if the duty cycle is (45-55%)
10%
50%
90%
when loaded by 50pF
T
tr(IO)out
Table 36.
NRST pin characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIL(NRST)
NRST Input low level voltage
–0.5
0.8
V
VIH(NRST)
NRST Input high level voltage
2
VDD+0.5
Vhys(NRST)
NRST Schmitt trigger voltage
hysteresis
200
RPU
Weak pull-up equivalent resistor(1)
1.
The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution
to the series resistance must be minimum
(~10% order)
.
VIN = VSS
30
40
50
k
VF(NRST)
NRST Input filtered pulse(2)
2.
Values guaranteed by design, not tested in production.
100
ns
VNF(NRST) NRST Input not filtered pulse
(2)
300
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com